

OM

Sujal Patel (8121564132)
(9574234622)

ECE

PM 1-B

ACE Academy

Electronic Devices & Circuits

Sir: Satish Kumar

satishkumar_1968@rediffmail.com

Ph# 9849 628 630

* Standard Values:

$$\Rightarrow \left. \begin{array}{l} n_i = 1.5 \times 10^{10} \text{ cm}^{-3} \rightarrow \text{Si} \\ = 2.5 \times 10^{13} \text{ cm}^{-3} \rightarrow \text{Ge} \end{array} \right\} \begin{array}{l} \text{AT} \\ 300\text{K} \end{array}$$

$$\Rightarrow \underline{E_g(\text{eV})}$$

	<u>0°K</u>	<u>300°K</u>
Ge :	0.785	0.72
Si :	1.21	1.1

$$\Rightarrow \left. \begin{array}{l} \mu_n = 3800 \text{ cm}^2/\text{v-sec} \\ \mu_p = 1800 \text{ " " " " } \\ \mu_n = 1300 \text{ " " " " } \\ \mu_p = 500 \text{ " " " " } \end{array} \right\} \begin{array}{l} \text{Ge} \\ \text{Si} \end{array} \right\} \begin{array}{l} \text{AT} \\ 300\text{K} \end{array}$$

$$\Rightarrow q = 1.6 \times 10^{-19} \text{ C.}$$

$$c = 3 \times 10^8 \text{ m/sec.}$$

$$k = 8.62 \times 10^{-5} \text{ eV/}^\circ\text{K.}$$

$$T = 27^\circ\text{C (OR) } 300\text{K (default).}$$

* Reference Text - Books:

- ① Integrated Electronics by Minnman and Halkyins.
- ② Solid State Devices by Streetman.

* Law of Preparation:



⇒ "All technical and Non-technical (Maths, English, General ability, Numerical ability) are to be prepared for Gate examination it required vary preparation time depending on complexity of subject."

* Topics:




- (I): Semiconductors.
- (II): Diodes.
- (III): Transistors & Opto electronics
- (IV): VLSI.

☆ Intrinsic (or) Pure Semiconductors:

→ Most of the electronic devices are made up of either silicon (Si) (or) Germanium (Ge) with the following Configuration:



⇒ If two silicon atoms 1 & 2 are brought very close to each other then atom-1 expects valance shell $4e^-$ of atom-2 to be given atom-1. so that incoming $4e^-$ and existing $4e^-$ make atom-1 to have $8e^-$ in valance shell. thus gets Saturation and stability.



→ If Sodium and chlorine atom are brought close to each other then Sodium will give away $3s^1$ electrons to chlorine become $+ve$ ion and gets stability with $8e^-$ in valance shell.

(2^{nd} orbit). Chlorine by accepting 1 electron becomes $-ve$ ion and gets stability with $8e^-$ in valance shell (3^{rd} orbit). These two ions attract each other and ionic bond forms.

→ Chlorine gets stability by losing $1e^-$ (or) by gaining $7e^-$. Hence, losing versus gaining ratio is $1:7$.

→ Silicon atom can get stability by losing $4e^-$ (or) by gaining $4e^-$. Hence losing versus gaining ratio is $4:4$ (or) $1:1$. In the case of sodium and chlorine since ratio is non-uniform exchange will occur. In the case of silicon since ratio is uniform sharing of electron will occur. After sharing gets completed a 3-D crystal lattice gets created.

⇒ Fig. (1) shows a 2-D view of crystal lattice of silicon.

⇒




Fig-① Crystal lattice

⇒ Fig-② Shows normal atomic model of Silicon atom.




Fig-② - Atomic model of silicon atom.

⇒ All atoms are electrically neutral.

(No. of Proton = no. of electron).

⇒ If a charge carrier moves through a

unit cross sectional area then per unit
it can produce current i.e.

$$I = \frac{dq}{dt}$$

⇒ All the -vely charge electron bound
to +vely charge nucleus. Such bound
are immobile electron can not support
current.

⇒ If an external force is applied to
electron more than electric force applied
by nucleus then electron comes out of
force of attraction of nucleus becomes free.
Such free electrons are mobile electron
can support current.

⇒ As we move from the nucleus force
of attraction decreases. hence to comment
on conductivity only valance shell
electrons only to be considered as they
can made free easily.

⇒ FIG - ③ Shows modified atomic
model representation of silicon atom.

⇒




Fig-3 - Modified atomic model of Si.

→ Fig-③ is valid representation to comment on Conductivity of Silicon (or) Germanium (or) any atom of group 4 of periodic table. Using this a set of 5 atoms (or) Superimpose as in fig-④.

⇒




Fig-4

* Energy Band Diagram:

⇒ Collection of closely spaced discrete energy level is called energy band diagram.




Fig- 5 - Energy Band diagram.

⇒ If all the atoms of a crystal are pulled separately and kept at larger distance from each other then all the atoms valance shell electrons will occupy the same energy level.

⇒ If atoms are brought very close to each other to form a crystal then so many electrons sitting at the same energy violates Pauli's exclusion principle which states that no two electrons belonging to the same interacting

System can have the same value for the quantum numbers n, l, m & s .

\Rightarrow To satisfy Pauli's principle electron diverges and form valance Band (V_B).

An electron in V_B (lower energy level) belongs to valance shell and it is bound hence can not support current.

\Rightarrow If an external energy is applied to an e^- more than the ~~exeric~~ energy with which the nucleus pulls the electron, the electrons becomes free and gets excited move to higher energy and found conduction band (CB). an electrons in CB (higher energy level) is of ~~free~~ type free and can support the current.

$\Rightarrow \underline{E_c}$: Lowest Energy Level (0eV)
Edged of Conduction band.

$\Rightarrow \underline{E_v}$: Highest Energy Level (0eV)
Edged of Valance band.

⇒ Between E_c & E_v , energy level exist but in them electrons do not exist and it is called forbidden band (or) Energy band gap. i.e. E_g

⇒ $E_{g(ey)} = E_c - E_v$

⇒ As E_g increases material becomes insulator, As E_g decreases material becomes Conductor.

⇒ E_g approximately zero for Conductor.

⇒ At 0°K, all valance shell electrons are bound in covalent bond (i.e. bound to parent nuclei). Hence, material acts as insulator.

⇒ Covalent bonds are free, existing but not visible. Hence shown by dotted line.

⇒ At 300°K, an electron breaks a covalent bond (i.e. comes out of force of attraction of nucleus) becomes free and can be drifted to produce electron drift current in and ^{make} material Conductor.

* <u>e^- Current (I_n)</u>	<u>Hole current (I_p)</u>
① A free electron is moving.	① An electron is moving from one bound state to other.
② An electron is moving in conduction band.	② An electron is moving in valance band.
③ An electron is moving at higher energy level.	③ An electron is moving at higher lower energy level.
④ An electron is moving through interatomic gap.	④ An electron is moving from one covalent bond to other.

⇒ Non-existence of electron in a covalent bond is defined as space.

⇒ To understand, the current given by space a set of 8 atoms (or) superimpose as shown in fig-6.

⇒ Using atomic model representation of fig-③, ABCDE are covalent bonds. Each dots is a valance shell electrons sitting in a covalent bond.

⇒ Fig-⑥ is atomic model representation of crystal lattice at o.k.

⇒




Fig - 6

⇒ At 300K an electron breaks a covalent bond becomes free and creates space as shown in fig-7.

⇒




Fig - 7

→ An electron is drifting from E to A (Right to left) through EDCBA path. from EDCBA and producing current to right side as in Fig-8.

⇒




Fig- 8

⇒ The electron transition shown in atomic model of fig-8 are transfer to energy diagram as in fig-9.

⇒




Fig- 9

⇒ Space motion from A to E through $ABCDE$ path is producing current to right side. Hence space is defined as a truly charged mobile particle called Hole.

\Rightarrow If one electron goes to conduction band it leaves one hole in valance band hence called electron-hole pair (EHP) generation.

\Rightarrow In n - intrinsic conduction,

\Rightarrow Free electron Concentration $n =$ Hole concentration p

\Rightarrow But electron current $I_n > I_p$ because

mobility of electron μ_n is greater than

mobility of hole μ_p (i.e. $\mu_n > \mu_p$) and

net current is sum of electron and hole currents.

i.e. $I = I_n + I_p$

\Rightarrow Drift current,

$$I = \underbrace{nq\mu_n EA}_{I_n} + \underbrace{pq\mu_p EA}_{I_p}$$

$$\therefore I = I_n + I_p$$

$$\therefore I = nqEA [\mu_n + \mu_p]$$

⇒ Electrons and holes are moving opposite direction but current given by them will be in the same direction.

Note:

→ For IES exam (or) Engineering college teaching don't use fig - ③, ④, ⑤, ⑧.

☆ Extrinsic (or) Impure Semiconductors:

$$\Rightarrow V = nq\ell m + p q \ell p.$$

$$R = \left[\frac{L}{\sigma A} \right].$$

$$I = V/R.$$

⇒ α INT : 1mA (300°K) → 10mA (400°K) 123°C.

✓ INT : Impurities → EXT.

1mA : ← 300°K : → 10mA.

⇒ Without extrinsic semiconductor it is not possible to produce required current at room temp. and it is not possible to design an electronic device.

* Extrinsic Negative type (or)

Extrinsic n-Type Semiconductor

⇒ Pentavalent impurities (Fig-2) like Phosphorus, Arsenic, Antimony (or) Bismuth are added to an intrinsic semiconductor.


⇒ When a pentavalent atom replaces a tetravalent silicon (or) Germanium atom then out of five valance electron four electrons are supplied to four covalent bonds and one electron is excess as in crystal lattice (Fig-1).

⇒ All such excess electron occupy a new energy level E_d at 0°K slightly below conduction band at 0.01 eV for Germanium and 0.05 eV for silicon as in energy diagram (Fig-3).

⇒

Fig-1

Fig-



⇒




FIG - 2




FIG - ③

⇒ At 0°K all intrinsic and extrinsic Semiconductors act as insulators.

⇒ At 0°K from Fig-3, $n=0$ & $p=0$
hence $\sigma=0$, $R=\infty$ & $I=0$. i.e. Insulator.




FIG - 4

⇒ At 50°K for Ge and 100°K for silicon Pentavalent impurities loose excess electrons

becomes +ve ion called impurity ionization (I.I). Hence $n > 0$ and $p \approx 0$. Hence, $\sigma > 0$, $R < \infty$ and $I > 0$ i.e. conductor.

\Rightarrow Pentavalent atom is giving $1 e^-$ for support of current hence called donor atom.

$\Rightarrow E_D$: donor energy level.

\Rightarrow At $300^\circ K$ electron hole pair (EHP) generation (or) Band to Band (B.B) transition occurs. Hence, n increases and p increases. Hence, σ increases, R decreases and I increases. i.e. more current is possible in extrinsic than intrinsic due to I.I. (Impurity Ionization)

$$I = \underbrace{I_n(I.I)}_{I_n} + \underbrace{I_n(B.B)}_{I_n} + \underbrace{I_p(B.B)}_{I_p} = I_n + I_p$$

$\rightarrow I_n(I.I)$: Current due to I_n electrons given by I.I.

$\rightarrow I_n(B.B)$: Current due to electrons given by B.B

$\rightarrow I_p(B.B)$: Current due to holes given by B.B

⇒ Lightly bond electron becoming free
can not create hole. A hole is
created when electron breaks a
covalent bonds.

⇒ To Comment on the type of semiconductor
never compare currents always compare
concentration i.e.

$n = p$	→	INT.
$n \neq p$	→	EXT.
$n > p$	→	N-TYPE.
$n < p$	→	P-TYPE.

⇒ All intrinsic and extrinsic semiconductor
✓ are electrically neutral.

⇒ Charge carriers which are more in no.
or are called majority carriers and
current given by them is called
majority current i.e.


Majority Carriers	→	e^-
minority Carriers	→	Hole
Majority Currents	→	I_n
Minority Currents	→	I_p

⇒ Negatively Charge electrons are majority Carriers. Hence, called extrinsic negative type Semiconductor.

* Extrinsic Positive type (or) Extrinsic P-type (or) P-type Semiconductor:

⇒ Trivalent impurities (Fig-6) like Boron, Aluminium, Gallium (or) Indium are added to an intrinsic semiconductor.

⇒ When a trivalent atom replaces a tetravalent silicon (or) Ge atom then to form covalent bond only 3 valence e^- are supplied hence one excess hole created as in crystal lattice (Fig-5). All such excess holes occupy a new energy level E_A at 0°K above valence band at 0.01 eV for Ge and 0.05 eV for Si. as shown in Energy diagram (Fig-7).



⇒




FIG - 5

⇒




FIG - 6

⇒ At 0°K from fig-7 $n=0$ & $p=0$. Hence $\sigma=0$, $R=\infty$ & $I=0$. i.e. Insulator.

⇒ At 50°K for Ge ($0\%_2$) 100°K for Si electrons gain energy and move to holes at EA level than all the

⇒




FIG- (8)

holes at E_A level disappears and equal no. of holes get created in valance Band. Hence, $n=0$ & $p>0$. Hence $\sigma>0$
 $R<\infty$ & $I>0$. i.e. Conductor.

⇒ Trivalent impurity by accepting electron becomes negative ion called impurity ionization (I.I). Trivalent atom by accepting e^- creates hole and supports current hence called acceptor atom.

→ E_A : Accceptor Energy Level.

⇒ At 300K EHP Generation (or) Band to Band (B.B) transition occurs. Hence n increases and p increases hence σ increases R decreases and I increases.

⇒

Majority	Carriers	→	hole
minority	Carriers	→	e^-
majority	currents	→	I_p
minority	currents	→	I_n



Note:

→ At very high temp. all extrinsic

✓✓ Semiconductors become intrinsic because


band to band transition dominates
(or) over through impurities ionization

and at this temp. usefulness of all electronic devices will get terminated.

⇒ n-Type:


	e^- (I.I)	e^- (B.B)	hole (B.B)	
300°K:	10^2	10^2	10^2	: $n \neq p \Rightarrow \text{EXT.}$
400°K:	10^2	10^3	10^3	: $n \neq p \Rightarrow \text{EXT.}$
700°K:	10^2	10^5	10^5	: $n \approx p \Rightarrow \text{INT.}$

⇒



300°K: FB: + - : $w \downarrow \rightarrow I \uparrow : \text{ON}$
 RB: - + : $w \uparrow \rightarrow I \downarrow : \text{OFF.}$

⇒ 700k



~~Switch~~

FB: + - : $\overrightarrow{I_A}$

RB: - + : $\overleftarrow{I_A}$



⇒ 300k:

n	p	n
---	---	---

 : Amplifier.

700k:

I	I	I
---	---	---

 : Attenuator.

* Mass Action Law:

⇒ The product of free electron and hole concentration in an intrinsic (or) Extrinsic Semiconductor at a given temp. is a constant given by

$$\boxed{n_p = n_i^2} \quad \text{--- (1)}$$

Where; n_i : intrinsic concentration given

by

$$\boxed{n_i^2 = A_0 T^3 e^{-E_{go}/KT}} \quad \text{--- (2)}$$

where A_0 is a constant dependent on

Semiconductor and independent on temp.

T : Temp in $^{\circ}\text{K}$.

E_{co} : Energy Band gap at 0°K .

k : Boltzman Constant in $\text{eV}/^{\circ}\text{K}$.

$$\Rightarrow \boxed{300^{\circ}\text{K}} : \text{INT} : n_p = n_i^2$$
$$\downarrow$$
$$\text{N-type} : (n) (p) = n_i^2$$

\Rightarrow Consider an Intrinsic Semiconductor at 300°K with $n \cdot p = n_i^2$ say it is converted to n-type without changing temperature then n_i^2 is constant. Due to donor e^- concentration n increases hence prob. of hole recombine with electron increases. Increase to n and decrease to p counter make $n \cdot p = n_i^2$ constant.

$$\Rightarrow \boxed{\text{INT}} :$$
$$300^{\circ}\text{K} : n_1 p_1 = n_{i1}^2$$
$$400^{\circ}\text{K} : n_2 p_2 = n_{i2}^2$$

\Rightarrow Consider an intrinsic semiconductor at 300°K with $n_1 \cdot p_1 = n_{i1}^2$ say temp.

increases to 400 K and n_{i1}^2 to n_{i2}^2 .

Due to increase in temp. EHP generation increases hence n_1, p_1 increases to n_2, p_2 such that $n_2 \cdot p_2 = n_{i2}^2$.

$\rightarrow n \cdot p = n_i^2$ is valid at a given temp.

It temp changes again valid but for different value. i.e.

$$\Rightarrow \boxed{n_1 \cdot p_1 \neq n_2 \cdot p_2}$$
$$\Rightarrow \boxed{n_{i1}^2 \neq n_{i2}^2}$$

\Rightarrow Based on electrical neutrality

$$\boxed{N_D + p = N_A + n} \quad \text{--- (3)}$$

\Rightarrow LHS gives total +ve ~~ions~~^{charges} per cubic volume given by donor ions and holes.

\Rightarrow RHS gives total -ve charges per cubic volume given by acceptor ions and electrons.

* Case - I :- Intrinsic ($N_D = N_A = 0$).

$$\Rightarrow \cancel{N_D} + p = \cancel{N_A} + n$$

$$\Rightarrow \boxed{n = p} \quad \text{--- (4)}$$

From e_n ① & ④

$$\boxed{n = p = n_i} \quad \text{--- (5)}$$

Case - II : N - Type ($N_D > 0$, $N_A = 0$)

\Rightarrow From e_n - ③

$$N_D + \cancel{p_n} = \cancel{N_A} + n_n$$

Neglect

When, p_n , n_n is hole, free electron
Concentration in N-Type.

\rightarrow

~~$N_D + p_n = N_A + n_n$~~

$$\boxed{n_n \approx N_D} \quad \text{--- (6)}$$

Note: $n \cdot p = n_i^2$ is valid for only one Semiconductor which can be Intrinsic (or) n-type (or) p-type. It is not applicable across multiple Semiconductors.

$$\rightarrow n_n p_n = n_i^2$$

$$\rightarrow \boxed{p_n = \frac{n_i^2}{n_n} \approx \frac{n_i^2}{N_D}} \quad \text{--- (7)}$$

Case- III : P-Type ($N_D = 0$, $N_A > 0$).

$$\Rightarrow \cancel{N_D} + P_p = N_A + \cancel{n_p} \quad \text{neglect.}$$

$$\Rightarrow \boxed{P_p \approx N_A} \quad \text{--- (8)}$$

$$\rightarrow n_p P_p = n_i^2$$

$$\therefore \boxed{n_p = \frac{n_i^2}{P_p} = \frac{n_i^2}{N_A}} \quad \text{--- (9)}$$

* Diffusion




Fig-1

\Rightarrow Consider a P-type Semiconductor as in Fig-1. Due to difference in Concentration, holes diffuse from higher to lower (left to right). Concentrated area until uniform carrier concentration ($\frac{dP}{dx} = 0$) is achieved and produced hole diffusion current I_p where hole diffusion

Current density $J_p(x)$ is given by

$$J_p(x) = \frac{I_p}{A} = -qD_p \frac{dp}{dx}$$

\Rightarrow




FIG-2

\Rightarrow Consider an n-type Semiconductor (fig-2) with a non-zero value of concentration gradient ($\frac{dn}{dx} \neq 0$). Due to difference in concentration ^{electrons} ~~holes~~ diffuse from higher to lower (Left to right) concentrated area until uniform concentration ($\frac{dn}{dx} = 0$) is achieved and produced electron diffusion current. Where electron diffusion current density $J_n(x)$ is given by,

$$J_n(x) = \frac{I_n}{A} = +qD_n \frac{dn}{dx}$$

\Rightarrow If a Charge Carrier moves due to difference in concentration it is said to be diffusing where as if a Charge Carrier moves due to attraction (or) repulsion of a Voltage it is said to be drifting. Diffusion current is proportional to concentration gradient of Charge Carriers where as drift current is proportional to concentration of charge Carriers and electric field where drift current density J is given by

$$\Rightarrow J = \frac{I}{A} = \sigma E = (nq\mu_n + pq\mu_p) E.$$

$\Rightarrow D_p, D_n$: Diffusion Constants for hole, electron given by

$$\frac{D_p}{\mu_p} = \frac{D_n}{\mu_n} = V_T = \frac{kT}{q} = \frac{T^\circ K}{11,600} = 0.026V \quad (\text{AT } 300K)$$

Einstein's Relationship

$$k = eV/k$$

$$E = \sigma / k$$

$\rightarrow V_T$: thermal Voltage


k : Boltzman's constant in $eV/^{\circ}K$.

\bar{K} = Boltzman Constant in J/K.

T: temp. in $^{\circ}\text{K}$.

* Hall Effect:

\Rightarrow If a Semiconductor carrying a current I_x is placed in transverse magnetic field B_z then an electric field E_y gets induced in a direction perpendicular to I_x & B_z .




S_1, S_2 : Surface-1, Surface-2.

\rightarrow If a semiconductor carrying a current I_x is placed in a transverse magnetic field B_z then according to a motor

When a force gets induced in a direction perpendicular to I_x & B_z in the direction of forward motion of a right handed screw around from I_x to B_z .

$$V_H = \frac{B_z \cdot I_x}{e n_z} \quad (V)$$

e = Charge density



⇒ Due to the induced force all the charge carriers are pulled towards a surface, hence that surface becomes negatively (or) positively charged w.r.t. other surface. Hence, the potential difference (or) voltage called Hall voltage V_H gets induced along y-dimension of sample. Hence an electric field E_y gets induced along y-direction. It was proved in 1879 by Edwin Hall.

* Applications:

⇒ ① It can be used to find the type of semiconductor. (N or P type) by looking at V_H polarities.

⇒ ② It can be used to find charge density and hence carrier concentration (electron (or) Hole concentration).

$$\checkmark V_H = \frac{\checkmark B_z \cdot \checkmark I_x}{\checkmark e \cdot \checkmark w_z} \rightarrow \checkmark \rho = \checkmark$$

N-Type : $\checkmark e_n = \checkmark (n) \checkmark \rightarrow \checkmark n = \checkmark$

P-Type : $\checkmark e_p = \checkmark (p) \checkmark \rightarrow \checkmark p = \checkmark$

⇒ ③ Given mobility, conductivity can be calculate (or) viceversa.

⇒ Hall constant (or) Hall coefficient

$$\boxed{R_H = \frac{1}{e} = \frac{\checkmark V_H \cdot \checkmark w_z}{\checkmark B_z \cdot \checkmark I_x} \text{ m}^3/\text{C} \rightarrow R_H = \checkmark}$$

$$\rightarrow \sigma = \rho \mu \longrightarrow \mu = \frac{\sigma}{e}$$

σ : conductivity

e : charge density

μ : mobility.

$$\Rightarrow \boxed{\checkmark \mu = \checkmark R_H}$$

②

\Rightarrow It can be used to multiply two signals. (Hall effect multiplier).

Q Calculate μ_p for a p-type Germanium bar connected as in figure - 1 and is exhibiting Hall effect given

$$B_z = 0.1 \text{ Wb/m}^2$$

$$dy = wz = 3 \text{ mm.}$$

$$V_H = 50 \text{ mV.}$$

$$I_x = 10 \mu\text{A.}$$

$$\rho = 200,000 \Omega\text{-cm.}$$

Soln:

$$R_H = \frac{V_H \cdot wz}{B_z \cdot I_x}$$

$$\therefore R_H = \frac{50 \times 10^{-3} \times 3 \times 10^{-3}}{0.1 \times 10 \times 10^{-6}}$$

$$\therefore R_H = 150 \Omega \cdot \text{cm}^2 / \text{C.}$$

$$\therefore \mu = \sigma \cdot R_H.$$

$$\therefore \mu = \frac{1}{\rho} \cdot R_H.$$

$\rho \rightarrow$ resistivity.

$$\therefore \mu = \frac{1}{2 \times 10^3} \times 150.$$

$$\therefore \mu = 75 \times 10^{-3} \text{ m}^2/\text{V-s.}$$

Note: In $R_H = \frac{1}{\rho} \frac{e a^n}{s}$ s is charge density where a & s given in problem statement is Resistivity.

Q Find the magnitude of Hall Voltage V_H in an N-Type Ge bar connected as in fig-① and is exhibiting Hall effect given.

$$N_0 = 10^{17} \text{ cm}^{-3}$$

$$B_z = 0.1 \text{ Wb/m}^2$$

$$dy = 3 \text{ mm}$$

$$E_x = 5 \text{ V/cm}$$

$$\mu_n = 3800 \text{ cm}^2/\text{V-sec}$$

Soln:

$$V_H = \frac{B_z \cdot I_x}{e \cdot n \cdot A}$$

Note: E_x , V_x , I_x , B_z are applied quantities
 F_y , V_H & E_y are induced quantities.

$$J_x = \frac{I_x}{A}$$

Note In drift and diffusion current density $e a^n$, ($J = I/A$) cross sectional area A is defined as perpendicular area for current.

$$\rightarrow \boxed{J_x = \frac{I_x}{w_z \cdot dy} = \rho \cdot = \rho \mu_n E_x} \quad \checkmark$$

ρ = charge density.

v = drift velocity.

$\rightarrow \mu$: mobility

E : electric field.

$$\boxed{\frac{I_x}{w_z} = \rho \mu_n E_x dy} \quad \checkmark \quad \text{--- (2)}$$

Sub. eq (2) into (1).

$$V_H = \frac{B_z}{\rho} \cdot \rho \mu_n E_x dy.$$

$$\therefore \boxed{V_H = B_z \cdot \mu_n \cdot E_x \cdot dy} \quad \checkmark$$

$$\therefore V_H = 0.1 \times 3800 \times 10^{-4} \times 5 \times 10^2 \times 3 \times 10^{-3}.$$

$$\therefore V_H = 5700 \times 10^{-5}$$

$$\therefore \boxed{V_H = 57 \text{ mV.}}$$

Q A p-type silicon specimen is exhibiting Hall effect and is connected as in fig-1. Calculate induced Voltage given

$$B_z = 0.1 \text{ wb/m}^2.$$

$$E_y = 750 \text{ V/m.}$$

$$dy = 0.009 \text{ m.}$$

Soln:

$$V_H = E_y \cdot dy$$

$$= 750 \times 0.009$$


$$\therefore V_H = 6.75V$$

☆ P-N Junction Diode:


* Open circuited P-N Diode:

☆ P-N Junction Diode:

* Open circuited P-N Junction Diode:




(A) Without Barrier.



(B)

DR / SCR / TR (I.I.)



(C) With Barrier.

n_{p0}, p_{n0} : Initial thermally generated minority carrier concentration.

\oplus : Donor atom with excess electron (Neutral).

\oplus : Donor Ion (+ve charge).

\bullet : Excess electron.

\ominus : Acceptor atom with excess hole (Neutral).

\ominus : Acceptor Ion (-ve charge).

\circ : Excess Hole.

\Rightarrow Fig- (A) Shows internal structure of an open circuited P-N Diode, which is just then created.

* First explanation for formation of barrier.

\Rightarrow In fig - (A) due to difference in concentration diffusion of charge carriers start. Hence EHP recombination occurs hence +ve & -ve ions get created at centre hence fig - (A) becomes (B). In fig - (B) Post diffusion opposites present diffussion Indirectly. Though opposition exist since concentration gradient of charge carrier is large

With difficulty diffusion may continue. Hence again recombination occurs and again Ions get created. Hence fig-③ becomes ④. As diffusion continues opposition to further diffusion increases. Hence after some time diffusion comes to halt. (fig-⑤).


→ The central +ve & -ve immobile Ions (I.I) oppose diffusion hence called barrier. The size of barrier (1 μm) is very small compare to size of diode (approx 0.5 cm). Barrier is not having charge carriers. & hence called depletion region (D.R). Barrier is the only region having Ions hence called space charge region (SCR). Barrier is separating two Neutral areas hence called Transition region (T.R).

→ W : width of depletion region

x_{no}, x_{po} : Penetration of depletion region into n, p sides.

→ From fig-⑥

$$W = x_{no} - (-x_{po}) = x_{no} + x_{po} \quad \text{--- ⑦}$$



* Application:

- ① Switch.
- ② Voltage Variable capacitor.

→ Barrier opposes the flow of majority carriers but supports the flow of minority carriers

* <u>Direction of Flow of charge carrier.</u>	<u>Type of Current</u>	<u>Direction of current.</u>
⇒	e^- diffusion	
⇒	Hole diffusion	
⇒	e^- DRIFT	
⇒	Hole DRIFT	

⇒ Majority carrier gives diffusion current (solid line).

⇒ Minority carriers give drift current (dotted line).

- X : Net diffusion current (e^- + hole diffusion).
- Y : Net Drift current (e^- + hole drift).
- Z : Net current = $X - Y$.

* Second explanation for formation of Barrier:

⇒ Drift current opposes diffusion current. But if drift less than diffusion, diffusion continues. If diffusion continues then EHP recombination occurs and ions get created at centre which attract minority carrier and increases drift current. As long as drift is less than diffusion, diffusion continues. As long as diffusion continues, drift goes on increasing. At some time drift and diffusion become equal in magnitude but since opposite in direction net current becomes zero. i.e. diffusion comes to a halt. (fig ①).

→ Across +ve and -ve ions existing inside depletion region internally electric flux lines get developed which induced a voltage V_0 (or) electric field E_0 which are responsible for drift current.

→ Open circuited Contact Potential,

$$V_0 = kT \ln \left(\frac{N_D N_A}{n_i^2} \right) \text{ (V)} \quad (2)$$

→ Open circuited electric field intensity,

$$E_0 = - \frac{q N_D x_{no}}{\epsilon} = - \frac{q N_A \cdot x_{po}}{\epsilon} \text{ (V/m)} \quad (3)$$

⇒ Total -ve charges lost in the depletion region of n-side is equal to total +ve charges lost in the depletion region of p-side.

$$N_D x_{no} \cancel{A} = N_A x_{po} \cancel{A}$$

$$\Rightarrow \boxed{N_D x_{no} = N_A \cdot x_{po}} \quad (4)$$

$$\Rightarrow \boxed{x_{no} = \frac{N_A}{N_D + N_A}} \quad (5)$$

$$\boxed{x_{po} = \frac{N_D}{N_D + N_A}} \quad (6)$$

\Rightarrow

$$\omega = \sqrt{\frac{2\epsilon V_B}{q} \left[\frac{1}{N_D} + \frac{1}{N_A} \right]} \quad - (7)$$

\Rightarrow Penetration of depletion region into n-side is proportional to doping of p-side and vice-versa.

$$V_B = V_0 - V$$

+ve \rightarrow FB.
-ve \rightarrow P.S

V_0 : Built-in Potential (or) Barrier (or) Contact Pt.

V : applied Voltage

Note - (1):

\Rightarrow Depletion region penetrates equally into n- & p-sides for equal dopings & it penetrates unequally for unequal dopings.

$$N_D = N_A \longrightarrow x_{no} = x_{po}$$

$$N_D \neq N_A \longrightarrow x_{no} \neq x_{po}$$

Note - (2):

\Rightarrow Depletion region penetrates more into lightly doped side.

$$N_D > N_A \longrightarrow x_{po} > x_{no}$$

Note - (3)

\Rightarrow Penetration of depletion region into heavily doped side of a single sided (or) one sided diode can

be neglected.

→ In one sided diode, one side is heavily doped compared to other side hence most of the current is given by only one side. i.e. heavily doped side.




$$x_{p0} = \frac{w N_D}{N_D + N_A} \approx w$$

$$N_D \gg N_A$$

$$w = x_{n0} + x_{p0}$$


$$\rightarrow x_{n0} \approx 0$$




→ A circuit symbol should identify the no. of terminals and name of terminal.

→ Vertical line represents N, triangular place represent P. The direction of arrow shows the direction of current when the diode is forward biased.

* Forward Biased:



\Rightarrow



\Rightarrow If the voltage given to p-side is more positive than n-side then diode is said to be forward biased.

\Rightarrow Due to polarities of forward biased charge carriers get depleted and enter into open circuited depletion region due to which immobile ions get back their lost charge carriers become neutral and move to undepleted


region hence width of depletion region decreases (w') compared to open circuit (w). Due to decrease in ions V_0 (V) and E_0 (eV) decrease by V_g .

⇒ Cut-in Voltage (V_{ci}) offset voltage (V_{ci}) break-point voltage (V_{ci}) threshold voltage (V_{ci}) firing point voltage V_r is defined as minimum forward bias to be given across a P-N junction for current to exist.

⇒ Majority carrier diffusion supports flow of currents. Hence magnitude of current is large i.e. (mA (V_{ci}) A) and the direction is from P to N.


⇒ To the left and right drift current exist. To the centre diffusion current exist. But diffusion is important. Using which central barrier can be crossed which way opposing current in open circuit case.

* Reverse Biased:



$V_0(V) \uparrow$
 $E_0(eV) \uparrow$

⇒



⇒ Due to Polarities of reverse biased
 neutral atoms adjusted to open circuited
^{depl} region loose charge carriers become
 immobile ions and move to depletion
 region hence width of depletion region
 increases (w') compared to open circuit
 (w).

⇒ Due to increase in Ion, V_0 (Volts)
 and E_0 (eV) increase by V_b .

→ Minority Carrier drift Support flow of current hence less current, μA for Ge and nA for Si flows. Direction is N to P.

→ Increase in reverse bias, increases width of depletion region but thermally generated minority carriers are constant. Hence, reverse current is independent of reverse Voltage called Reverse Saturation Current I_0 . i.e.

$$\frac{dI_0}{dV} = 0.$$

→ I_0 physically flows from N-to-P but shown P-N hence negative.

⇒ Increase in temp. increases EHP generation and minority concentration hence I_0 increases. i.e.

$$\frac{dI_0}{dT} > 0$$


* Volt - Ampere (V-I) characteristics:

⇒ I is defined as current flowing through the diode from P- to N.

⇒ V is defined as Voltage across terminals of Diode with positive at P side.

⇒ Peak - Inverse Voltage (PIV) is defined as maximum reverse bias that can be safely applied across a P-N diode.

⇒ Dotted line in the graph is non-operatable region. ✓




⇒

$$I = I_0 \left(e^{\frac{V}{nV_T}} - 1 \right)$$


$n = 1$ Ge.
 $= 2$ Si.

FB : $V = +ve$: If $e^{V/nV_T} \gg 1$ Then $I = I_0 e^{V/nV_T}$

RB : $V = -ve$: if $e^{V/nV_T} \ll 1$ then $I = -I_0$



Q Given $V-I$ characteristics of P-N Diode. Comment on whether it is Si or Ge Diode?



Soln: Current eqn of diode is modified to a ratio

$$\frac{I_2}{I_1} = \frac{I_0 (e^{V_2/nV_T} - 1)}{I_0 (e^{V_1/nV_T} - 1)}$$

$$\therefore \frac{10}{0.01} = \frac{e^{\frac{V_2}{nV_T}}}{e^{\frac{V_1}{nV_T}}} \quad (\because \text{neglect } -1)$$

$$\therefore 1000 = e^{\frac{(V_2 - V_1)}{nV_T}}$$

$$\therefore 1000 = e^{\frac{0.35}{n \times V_T}}$$

$$\therefore 6.9 = 0.35 \times \frac{1}{n \times 0.026}$$

$$n = \frac{13.46}{6.9}$$

$$\therefore \boxed{n = 1.95} \approx 2 \text{ is matches for silicon.}$$

So, Diode is made up of silicon.

Note:

$\overline{F} \rightarrow$ For Practical application ~~is preferred~~
Si diode is preferred than Ge diode
due to following reason.

$$\textcircled{1} I_0 \text{ of Ge } (\mu A) > I_0 \text{ of Si (nA)}$$

\rightarrow Hence Si diode act as better switch.

$$\textcircled{2} E_a \text{ of Ge} < \text{Si.}$$


\rightarrow Hence, Si diode gives better operatable

thermal range.

	Switch	
	Ge	Si
300°K :	✓	✓
400°K :	X	✓
500°K :	X	X

③ PIV of Ge < Silicon.

→ Hence, si diode gives better operatable range.



④ For si Diode abundant raw material available.

→ Reasons ①, ② & ③ are called primary reason and ④ is secondary reason.

→ The above explanation is valid for any electronic device as specially high power devices like SCR, DIAC, TRIAC etc. will be made up of si since si can withstand higher temp.

* Diode Resistances:

→ Dc (or) Static Resistance,

$$R_{oc} = \frac{V}{I}$$

→ Ac (or) Dynamic Resistance,

$$\rightarrow r_{ac} = \frac{dV}{dI} = \frac{1}{\tan \phi} = \frac{1}{\tan \phi}$$

$$\rightarrow \begin{cases} r_{ac} = (nV_T / I) & \rightarrow \text{For F.B. only.} \\ r_{ac} = \frac{nV_T}{I_0} \cdot e^{-V/nV_T} & \rightarrow \begin{cases} \text{For F.B. \& } \\ \uparrow \\ V = +ve \\ \text{R.B.} \\ V = -ve \end{cases} \end{cases}$$

Q A Ge diode has $I_0 = 30 \mu A$ at $125^\circ C$.
Find dynamic resistance under Pass

(i) Forward biased at $0.2 V$.

(ii) Reverse biased at $0.2 V$.

Soln:

$$r_{ac} = \frac{nV_T}{I_0} \cdot e^{-V/nV_T}$$

$$n = 1, \quad \text{~~V = 0.2 V~~,} \quad I_0 = 30 \mu A$$

Note: $V_T = 0.026 V$ is valid only

at $27^\circ C$. At $125^\circ C$

$$V_T = \frac{T^\circ K}{11,600}$$

$$\therefore V_T = \frac{273K + 125}{11,600}$$

$$V_T = 0.0343 \text{ V}$$

$$(i) V = +0.2 \text{ V}$$

$$R_{ac} = \frac{n V_T}{I_0} \cdot e^{-\frac{V}{n V_T}}$$

$$= \frac{1 \times 0.0343}{30 \times 10^{-6}} \cdot e^{-\frac{0.2}{1 \times 0.0343}}$$

$$\boxed{R_{ac} = 3.356 \Omega}$$

$$(ii) V = \ominus 0.2 \text{ V.}$$

Remember

$$\therefore R_{ac} = \frac{1 \times 0.0343}{30 \times 10^{-6}} \cdot e^{\frac{0.2}{1 \times 0.0343}}$$

$$\boxed{R_{ac} = 3.89 \text{ M}\Omega \times 10^5}$$

$$\therefore \boxed{R_{ac} = 389.5 \text{ K}\Omega}$$

Q The reverse biased Saturation Current of a silicon P-N diode is $1 \mu\text{A}$. determine its a.c. resistance if 0.4 V of forward bias is applied.

Soln:


$$R_{ac} = \frac{n V_T}{I}$$

$$\Rightarrow r_{ac} = \frac{n V_T}{I_0 (e^{V/nV_T} - 1)}$$


$$= \frac{2 \times 0.026}{10^{-6} \times \left(e^{\frac{0.4}{2 \times 0.026}} - 1 \right)}$$







$$\therefore \boxed{r_{ac} = 23.74 \, \Omega}$$

* Equivalent circuit:



$\Rightarrow R_{NET}, V_{NET}$: Resistance, Voltage of a N.W.




Name	Characteristics	Equivalent Ckt	Cond ⁿ
① Piecewise Linear model			R_{NET} $>> r_f$
② Simplified piecewise linear model			R_{NET} $>> r_f$
③ Ideal model			R_{NET} $>> r_f$ V_{NET} $>> V_r$

⇒ In the above equivalent ckt +ve of V_r should match with P-side of diode.

⇒ The above eqⁿ ckt are valid only for forward biased diode for a reverse bias diode eqⁿ ckt in all the three model is open ckt.


Q Determine Q-Point in the given CKT.
Assume ideal diode.



Solⁿ:

Note:

→ Q-Point is defined as intersection of load line with V-I chara.



By KVL,

$$\therefore 10 = V_D + 1000 I_D.$$

$$\rightarrow V_D = 0$$

$$\text{So, } 10 = 0 + 1000 I_D$$

$$\boxed{I_D = 10 \text{ mA}} \quad (: \text{A}).$$

$$\rightarrow I_D = 0.$$

$$\text{So, } \boxed{V_D = 10 \text{ V}} \quad (: \text{B}).$$

⇒ Slope of AB line is controlled by load R_L . hence called load line.

$$\text{Q-Point} = (V_{DQ}, I_{DQ}) = (0, 10 \text{ mA}).$$

Q A diode whose V-I characteristics as shown in fig-a is connected as in fig-b calculate I' .





fig-a




Soln:

$$V_r = 0.7 \text{ V}$$

$$R_f = \frac{(0.9 - 0.7) \text{ V}}{(0.2 - 0) \text{ A}} = \frac{0.2}{0.2} = 1 \Omega$$

eqn (Kt):



$$I' = 0.1 \text{ A}$$


By KVL, $10 - 0.7 = I' (1 + g_2)$.

$$\therefore I' = \frac{9.3}{g_3} = 0.1 \text{ A}$$

* Fermi level:

⇒ Existing electron in conduction band and non-existing electron in valance band both can support current. Hence to comment on conductivity of a semiconductor we should be able to know the existence (or) non-existence of electron at a given energy level. To comment on this, Fermi direct distribution (or) Fermi direct probability distribution is define as.

$$f(E) = \frac{1}{1 + e^{(E - E_F)/KT}} \quad \text{--- (1)}$$



$$f(E_1) = 0$$

$$f(E_2) = 1$$

$$f(E_3) = 0$$

$$f(E_4) = 1$$

⇒ $f(E)$ probability of existence of electron at an allowed energy level E ($0 \leq f(E) \leq 1$).


→ E_F : Fermi energy level (imaginary).

Comments on 50% occupancy.

→ k : Boltzmann constant in $\text{eV}/^\circ\text{K}$.

T : Temp. in $^\circ\text{K}$.

* Fermi level in Intrinsic semiconductor



$$\Rightarrow \underline{T = 0^\circ\text{K}}$$
$$E > E_F \rightarrow f(E) = \frac{1}{1 + e^{+\infty}} = 0.$$

$$E < E_F \rightarrow f(E) = \frac{1}{1 + e^{-\infty}} = 1.$$

$$\Rightarrow \underline{T \neq 0^\circ\text{K}}$$

$$E = E_F \rightarrow f(E) = \frac{1}{1 + e^0} = \frac{1}{2} \text{ (OR) } 50\%.$$

→ At 300 K EHP generation occurs and electron goes to conduction band leaving a hole in valance band as in fig-②




Fig-②

→ By integrating $f(E)$ from E_c along with other term with $E > E_c$ we get free electron concentration n

$$n = N_c e^{-(E_c - E_F) / kT} \quad \text{--- ②}$$

where

$$N_c = 2 \left(2\pi m_n kT / h^2 \right)^{3/2} \\ = 4.8 \times 10^{15} (m_n T / m)^{3/2} \text{ cm}^{-3} \quad \text{--- ③}$$

→ $1 - f(E)$ is Prob. of non existence of electron at an energy level E in conduction band (or) valance band. It is also Prob. of existence of hole at an energy level E in valance band only.

⇒ By integrating $1 - f(E) g_v$ along with some other terms with $E \leq E_v$ we get hole concentration p ,

$$\rightarrow p = N_v \cdot e^{-\frac{(E_F - E_v)}{kT}} \quad \text{--- (4)}$$

$$\rightarrow N_v = 2 \left(\frac{2\pi m_p kT}{h^2} \right)^{3/2} = 4.82 \times 10^{15} (m_p T / m)^{3/2} \text{ cm}^{-3} \quad \text{--- (5)}$$

→ N_c, N_v : Densities of energy states at conduction, valance Band. They are constants. dependent on temp. and independent of doping.

→ m_n, m_p : effective mass of electron, hole,

→ m : mass of electron.

→ k : Boltzmann constant in $\text{eV}/^\circ\text{K}$.

→ \bar{k} : Boltzmann constant in $\text{J}/^\circ\text{K}$.

→ T : Temp. in $^\circ\text{K}$.

→ h : Plank's Constant.

⇒ For intrinsic semiconductor $n=p$. Substitute in (2) & (4) we get,

$$E_{Fi} = \left(\frac{E_c + E_v}{2} \right) - \frac{kT}{2} \ln \left(\frac{N_c}{N_v} \right) \quad \text{--- (6)}$$

⇒ If $m_n = m_p$, then

$$E_{Fi} = \frac{(E_c + E_v)}{2} \quad \text{--- (7)}$$

i.e. intrinsic fermi level lies at the centre of forbidden band if $m_n = m_p$.

→ If lies above (or) below the centre if $m_n \neq m_p$.

→ Substituting (2) & (4) in (7), to $n \cdot p = n_i^2$ we get.

→

$$E_g = kT \ln \left(\frac{N_c \cdot N_v}{n_i^2} \right) \quad \text{--- (8)}$$

* Fermi level in Extrinsic Semiconductor

→ At room temp. probability of existence of electron in conduction band of n-type semiconductor is more than prob. of existence of electron in conduction band of intrinsic semiconductor. Hence, Fermi level moves closer to conduction band in n-type than intrinsic.

⇒ For n-type semiconductor $n_n \approx N_D$.

from eqⁿ - (2)


$$E_{Fn} = E_c - kT \ln (N_c / N_D) \quad \text{--- (9)}$$

⇒ For p-type semiconductor $p_p \approx N_A$.

from eqⁿ - (4)

$$E_{Fp} = E_v + kT \ln (N_v / N_A) \quad \text{--- (10)}$$

→ As doping concentration increases in n-type ~~carrier~~ (p-type). Fermi level moves closer and closer to conduction band (valance band) and may coincide with edge of conduction band E_c (edge of valance band E_v) and may even penetrate into conduction band (valance band).



⇒ N-Type:

(300°K)

$$E_{Fn} = E_c - kT \ln \left(\frac{N_c}{N_D} \right).$$

$$N_D : N_D < N_c \longrightarrow E_{Fn} < E_c.$$

$$N_D \uparrow : N_D = N_c \longrightarrow E_{Fn} = E_c.$$

$$N_D \uparrow \uparrow : N_D > N_c \longrightarrow E_{Fn} > E_c.$$

→ As Temp. increases Fermi level moves closer to centre of forbidden band in both n- & p-type semiconductors.

$$\rightarrow \boxed{\begin{array}{l} E_{Fn} - E_{Fi} = kT \ln (N_D / n_i) \\ E_{Fi} - E_{Fp} = kT \ln (N_A / n_i) \end{array}} \quad \begin{array}{l} \text{--- (11)} \\ \text{--- (12)} \end{array}$$

Q In a p-type semiconductor fermi level lies 0.04 eV above valance band, find New location of fermi level if acceptor concentration is doubled.

Solⁿ: Equating p_p to N_A in eqn - (4) we get.

$$N_A = N_V \cdot e^{\frac{-(E_F - E_V)}{kT}}$$

$$\therefore \frac{N_{A1}}{N_{A2}} = \frac{e^{\frac{-(E_{FP1} - E_V)}{kT}}}{e^{\frac{-(E_{FP2} - E_V)}{kT}}}$$

$$N_{A2} = 2N_{A1}$$

$$2 = e^{\frac{-(E_{FP2} - E_V)}{kT}} + \left(\frac{E_{FP1} - E_V}{kT} \right)$$

$\begin{array}{c} 0.04 \text{ eV} \\ \downarrow \quad \downarrow \\ E_{FP1} - E_V \end{array}$

$$e^{\frac{-0.04 \text{ eV}}{0.026}} \times 2 = e^{\frac{-(E_{FP2} - E_V)}{kT}}$$

$$\therefore e^{\frac{-(E_{FP2} - E_V)}{kT}} = 2 \times 0.2145$$

$$\therefore 2.33 = e^{\frac{(E_{FP2} - E_V)}{KT}}$$

$$\therefore \boxed{E_{FP2} - E_V = 0.022 \text{ eV.}}$$

Ans: New fermi level lies 0.022 eV above E_V .

Q In n-type semiconductor Fermi level lies 0.3 eV below E_C at 300 K. find new location of fermi level at 330 K. assume N_C to be constant.

Solⁿ:

$$E_C - E_{Fn} = 0.3 \text{ eV.}$$

from eqn - (9)

$$E_C - E_{Fn} = KT \ln \left(\frac{N_C}{N_D} \right).$$

$$\therefore \frac{E_C - E_{Fn2}}{E_C - E_{Fn1}} = \frac{\cancel{KT_2} \ln \left(\frac{\cancel{N_C}}{N_D} \right)}{\cancel{KT_1} \ln \left(\frac{\cancel{N_C}}{N_D} \right)}$$

$$\therefore \frac{E_C - E_{Fn2}}{0.3 \text{ eV}} = \frac{330}{300}$$

$$\therefore \boxed{E_C - E_{Fn2} = 0.33 \text{ eV.}}$$

Ans: New fermi level lies 0.33 eV below E_C .

☆ Fermi Level in open circuited

P-N Diode:

⇒ Fermi level is constant throughout the length of open circuited P-N diode.


⇒ Fermi level constant for an open circuited P-N Diode is valid at any P-N junction of any electronic device it is not constant for Forward biased (or) Reverse biased.

⇒ E_0 (electron volts) (ev). is defined as shift between edges of conduction band and valance band of P & N sides.

⇒ V_0 (V) & E_0 (ev) (or) Numerically equivalent

$$E_0 \text{ (ev)} = E_1 + E_2 = kT \ln \left(\frac{N_A N_D}{n_i^2} \right).$$

$$= E_{cp} - E_{cn} = E_{xp} - E_{xn}.$$



⇒ Using eqn- (11) & (12) of fermi level discussion.

$$E_1 = kT \ln (N_A/n_i)$$

$$E_2 = kT \ln (N_D/n_i)$$

Q For a germanium diode calculate fermi-level position in p-region. w.r.t. intrinsic fermi level. given,

$$N_D = 10^{16} \text{ cm}^{-3}$$

$$E_F = 1.47 \text{ eV}$$

$$N_A = 3 \times 10^{18} \text{ cm}^{-3}$$

$$n_i = 2.5 \times 10^{13} \text{ cm}^{-3}$$

Soln:

$$E_i = kT \ln(N_A/n_i).$$

$$\therefore E_i = 0.026 \ln \left(\frac{3 \times 10^{18}}{2.5 \times 10^{13}} \right).$$

$$E_i = 0.304 \text{ eV.}$$

[a] In a p-n diode width of depletion region under open ckt condⁿ is $0.334 \mu\text{m}$. Calculate penetration of depletion region into p-side and E_0 electric field intensity given

$$N_D = 10^{16} \text{ cm}^{-3}.$$

$$N_A = 4 \times 10^{18} \text{ cm}^{-3}.$$

$$\epsilon = 104.43 \times 10^{-14} \text{ F/cm.}$$

Soln:

$$x_{p0} = \frac{W \cdot N_D}{N_D + N_A}.$$

$$\therefore x_{p0} = \frac{0.334 \times 10^{-6} \times 100 \times 10^{16}}{10^{16} + 400 \times 10^{16}}$$

$$x_{p0} = 0.0833 \times 10^{-6}$$

$$\therefore x_{p0} = 0.0833 \times 10^{-6}$$

$$x_{p0} = 8.33 \times 10^{-8} \text{ cm.}$$


$$\Rightarrow E_0 = \frac{-q \cdot N_A \cdot x_{p0}}{\epsilon}$$

$$= \frac{-1.6 \times 10^{-19} \times 4 \times 10^{18} \times 8.33 \times 10^{-8}}{104.43 \times 10^{-14}}$$

$$\therefore E_0 = -0.5 \times 10^5 \text{ eV/cm.}$$

$$\therefore E_0 = -50 \text{ kV/cm.}$$

* Generation and Recombination of Charge Carriers:



⇒ During EHP generation a bound e^- becomes free and a hole is created both of them support current.

⇒ During EHP recombination one free e^- becomes bound and one hole disappears hence current decreases.

⇒ Life-time for e^- , hole τ_n, τ_p is defined as duration of time during which an e^- , hole support current

⇒ Diffusion length for e^- , hole L_n, L_p is defined as distance travelled by an e^- , hole during their corresponding life times given by $L_n, L_p =$

$$L_n = \sqrt{D_n \tau_n} \quad \&$$

$$L_p = \sqrt{D_p \tau_p}.$$

* Variation of minority Carrier Concentration.

⇒ P_{n0} : Initial thermally generated minority carrier concentration.



⇒ $P_n'(t), P_n'(x)$: excess hole concentration at any time t , distance x generated due to illumination. (light rays).

⇒ $P_n(t), P_n(x)$: total hole concentration at any time t , distance x .

⇒ In fig- (A) & (B), an n-type semiconductor is considered in which due to room

temp. EHP generation has occurred and P_{n0} holes are generated.

⇒ Fig-(A):- with time:



→ ON to a n-type semiconductor having P_{n0} holes. Some illumination is allowed to fall uniformly starting from a time of $-T'$ due to which again EHP

generation occurs and again holes are generated which get added to p_{n0} .
hence hole concentration increases.

→ At a time of 0 sec, illumination is switched off. A hole recombine after τ_p sec. Hence hole concentration decreases.

→ A hole generated due to illumination once recombine can not regenerate because illumination is switched off. whereas a hole generated due to room temp. after recombination regenerates since temp. is in on condition. Hence decreases in concentration stops at p_{n0} .

$$p_n(t) = p_{n0} + p_n'(0) e^{-t/\tau_p}$$

$$t=0 : p_n(0) = p_{n0} + p_n'(0) \cdot e^{-0} = p_{n0} + p_n'(0)$$

$$t=\infty : p_n(\infty) = p_{n0} + p_n'(0) \cdot e^{-\infty} = p_{n0}$$

→ % increase in minority carrier concentration \downarrow is very much greater than % increase in majority carrier



Concentration.

N-Type:

	(Temp.)	(Illumi.)
	<u>I.T.</u>	<u>B.B.</u>
e^- :	$\frac{100}{100}$	$\frac{10}{10} \xrightarrow{9.1} 10$
Hole :	$\frac{-}{10}$	$\frac{10}{100\%} \rightarrow 10$

\Rightarrow Fig- (B) With distance:


\Rightarrow ON to an n-type semiconductor having P_{n0} holes some illumination is allow to fall only at left side. Considered at distance zero. and matches with origin. Due to which again EHP generation occurs and again holes are generated which get added to P_{n0} . Hence hole concentration increases to left side, due to difference in concentration hole diffuse from higher to lower concentrated area. after travelling L_p distance a hole recombines hence hole concentration decreases.



Q An N-type silicon bar is illuminated at one end ($x=0$). The minority carrier concentration variation is as shown given $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$. Calculate

(A) e^- concentration.

(B) Diffusion length for holes.



Soln: (A) $n_{n0} = n_i^2 / P_{n0}$

$$= \frac{(1.5 \times 10^{10})^2}{1 \times 10^8}$$

$$n_{n0} = 2.25 \times 10^{12} \text{ cm}^{-3}$$

(B) $L_p = ?$

$$P_n'(x) = P_n'(0) e^{-x/L_p}$$

assume $x = 0.2 \text{ mm}$: $\frac{1}{e} \times 10^8 = (2 \times 10^8 - 1 \times 10^8) e^{-0.2 \text{ mm}/L_p}$

$$\Rightarrow L_p = 0.2 \text{ mm}$$

Q What fraction drift current is due to electrons in pure germanium given

$$\mu_n = 3800 \text{ cm}^2/\text{v-sec}$$

$$\mu_p = 1800 \text{ "}$$

Soln: drift current $I = nq\mu_n EA + p q \mu_p EA$

→ Pure germanium \Rightarrow Intrinsic

hence, $n = p = n_i$.

$$\rightarrow \frac{I_n}{I_n + I_p} \times 100 = \text{--- (1)}$$

→ Substitute I_n and I_p from eqn- (2) into (1):

$$\frac{I_n \times 100}{I_n + I_p} = \frac{n_i - q_n \mu_n EA \times 100}{n_i q_n \mu_n EA + n_i q_p \mu_p EA}$$



$$= \frac{\mu_n \times 100}{\mu_n + \mu_p}$$

$$= \frac{3800}{3800 + 1800} \times 100$$

$$= \boxed{67.85\%}$$

Note:

→ For practical application n-type devices like n-p-n transistor, n-channel JFET, induced n-channel MOSFET etc are preferred over corresponding p-type devices, since n-type devices work-out cheaper.



$$\Rightarrow I = \underbrace{n q \mu_n E A}_{I_{E(NPN)}} + \underbrace{p q \mu_p E A}_{I_{E(PNP)}} \quad \text{COST} \uparrow$$

$$I_{E(NPN)} > I_{E(PNP)}.$$

Q Calculate change in contact potential if doping on n-side is increased by a factor of 1000 and doping on p-side is unaffected.

Solⁿ:

$$V_0 = K T \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$V_0 = 0.026 \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right).$$

$$\rightarrow V_{02} - V_{01} = K T \ln \left(\frac{N_{A2} \cdot N_{D2}}{n_i^2} \right) - K T \ln \left(\frac{N_{A1} \cdot N_{D1}}{n_i^2} \right).$$

$$= K T \left[\ln \left(\frac{N_{D2} \cdot N_{A2}}{n_i^2} \right) - \ln \left(\frac{N_{D1} \cdot N_{A1}}{n_i^2} \right) \right].$$


$$\therefore V_{02} - V_{01} = kT \ln \left(\frac{N_{02} \cdot \cancel{N_{A2}}}{\cancel{n_i^2}} \times \frac{\cancel{n_i^2}}{N_{001} \cdot \cancel{N_{A1}}} \right).$$

$$\therefore V_{02} - V_{01} = kT \ln \left(\frac{1000 \cancel{N_{01}}}{\cancel{N_{01}}} \right). \quad (\because N_{A1} = N_{A2}).$$

$$\therefore \boxed{V_{02} - V_{01} = 0.179 \text{ V.}}$$

Q Calculate a Voltage across a si diode if 90% reverse saturation current is flowing in forward bias

Soln:



$$I = I_0 (e^{V/nV_T} - 1).$$

$$\therefore 0.9 I_0 = I_0 (e^{\frac{V}{2 \times 0.025}} - 1).$$


$$1.9 = e^{\frac{V}{0.052}}.$$

$$\therefore \boxed{V = 0.03337 \text{ V}}$$

$$\Rightarrow \boxed{V = 33.37 \text{ mV}}$$

Q find Voltage at which reverse current in a Ge diode will reach 90% of its saturation value.

Soln:



$$\therefore I = I_0 (e^{V/nV_T} - 1).$$

$$\therefore -0.9 \cancel{\text{mA}} = \cancel{\text{mA}} (e^{V/nV_T} - 1).$$

$$\boxed{V = -59.86 \text{ mV}}$$

Note: While substituting a value for an entity, substitute along with sign while calculating the value of an entity don't disturb the existing sign.

☆ ZENER DIODE:

→ V_Z : Knee (or) breakdown Voltage.



$I_{Z(\min)}$: Knee (or) minimum current.

R_Z : dynamic reverse breakdown Resistance.

NBO: Non breakdown.


→ Zener diode is named after its inventor C. Zener. In the ckt symbol, Z differentiates Zener diode from PN diode. The direction of arrow shows the direction of flow of current when the diode is forward bias. PN, Zener and Tunnel diodes are two terminal devices, Identical in construction with only difference in ~~in~~ doping concentration.

→ In PN $1 \text{ IN } 10^8$, In Zener $1 \text{ IN } 10^5$ and In Tunnel $1 \text{ IN } 10^3$. the forward and Reverse char. of Zener diode are identical to forward and reverse char. of PN diode except that Zener diode can be operated in Reverse BD whereas P-N diode should not be operated in Reverse B.D.




Practical

$$r_z = \Delta V_Z / \Delta I_Z$$




Ideal

$$r_z = 0$$




⇒ Zener Break down:

→ Due to applied reverse biased a large electric field gets developed across Zener diode which pull out charge carrier by breaking covalent bonds and making atoms ions called field ionization. Minority charge carrier thus generated are responsible for large current. This breakdown occurs in relatively more doped step junction diodes at $V_Z < 6V$ with $\frac{dV_Z}{dT} = -0.1\% / ^\circ C$



⇒ Avalanch Break down:

→ ~~Ken~~



⇒ $1 \rightarrow 2 \rightarrow 4 \rightarrow 8 \rightarrow 16 \rightarrow \dots$

Carrier multiplication

Avalanch multiplication

→ Impact

Ionization.

→ A thermally generated charge carrier gets attracted towards opposite polarities of applied reverse biased gain kinetic energy and collides with an atom on the way and transfers its kinetic energy to a valance shell electron of the atom and push that electron to conduction band and makes it free thus one free carrier becomes two. The process repeats further and due to carrier (or) avalanche multiplication voluminous carriers are generated which are responsible for large current. Due to collision an atom becomes ion called Impact Ionization. This breakdown occurs in relatively less doped linear junction diodes at $V_Z > 6V$ with $\frac{dV_Z}{dT} = +0.1 \text{ } ^\circ\text{C}^{-1}$.

✓
 ⇒ In the above equivalent ckt, +ve of V_Z should be matched with n-side of diode.

⇒ The above equivalent ckt are valid only for reversed biased zener

diode. for a forward bias zener diode use any of the three forward biased eqn ckt of P-N Diode.

* Voltage Regulator:

\Rightarrow A Voltage regulator should maintain constant voltage across terminals of load irrespective of fluctuation in load (or) supply.

\Rightarrow A Zener diode can act as voltage regulator if it is operated in reverse breakdown for which the following condition to be satisfied.

(i) Current through zener diode should be greater than (or) equal to I_{zmin} .

(ii) Voltage across terminals of zener diode should be V_Z , BD Voltage.

\Rightarrow Fixed Input Variable load:

$$R_L : I_S(\text{fix}) = I_Z + I_L : V_L = I_L \cdot R_L$$

$$R_L : I_S(\text{fix}) = I_Z \uparrow + I_L \downarrow : V_L = (I_L) \cdot (R_L)$$

$R_L :$

$$\Rightarrow R_L: I_{S(\text{fix})} = I_Z + I_L: V_L = I_L \cdot R_L$$

$$R_L \uparrow: I_{S(\text{fix})} = I_Z \uparrow + I_L \downarrow: V_L = (I_L \downarrow)(R_L \uparrow)$$

$$: \underline{I_Z < I_{Z(\text{max})}}$$

$$R_L \downarrow: I_{S(\text{fix})} = I_Z \downarrow + I_L \uparrow: V_L = (I_L \uparrow)(R_L \downarrow)$$

$$: \underline{I_Z \geq I_{Z(\text{min})}}$$

$\Rightarrow V_{in}$ is fixed, R_L can vary hence I_S is fixed.

\rightarrow For a given R_L , $I_L(\text{fix}) = I_Z + I_L$

With $V_L = I_L \cdot R_L$. Say R_L increases then I_L decreases, hence I_Z increases by equal amount since I_S is fixed.

\rightarrow Though I_L increases, voltage across ideal zener in breakdown, V_Z is constant hence $V_L = V_Z$ is constant (or) increased R_L and decreased I_L counter each other to make $V_L = I_L \cdot R_L$ constant.

⇒ Variable input fixed load:

→ $V_{in}: I_s = I_z + I_L(\text{fix}) : V_L = I_L \cdot R_L.$

$V_{in} \uparrow: I_s \uparrow = I_z \uparrow + I_L(\text{fix}) : V_L = I_L \cdot R_L$
: $I_z < I_{z(\text{max})}.$

$V_{in} \downarrow: I_s \downarrow = I_z \downarrow + I_L(\text{fix}) : V_L = I_L \cdot R_L.$
: $I_z \geq I_{z(\text{min})}.$

⇒ V_{in} can vary & R_L is fixed. hence I_L is fixed.

→ for a given R_L , $I_s = I_z + I_L(\text{fix})$

With $V_L = I_L \cdot R_L$. Say V_{in} increases then I_s increases hence I_z increases by equal amount making I_L fixed.

Current always prefers least resistive path and resistance of ideal Zener in BD is zero.

→ Though I_z increases voltage across ideal Zener in break down V_z is constant. Hence $V_L = V_z$ is constant

(or) Since I_L & R_L are fixed,

$V_L = I_L \cdot R_L$ is constant.


* Procedure to Solve Numericals: Imp.

- (i) Identify whether Zener diode is ideal (or) Practical.
- (ii) If the diode is FB replace by any of the three FB equivalent ckt of P-N Diode.
- (iii) If the diode is reverse biased verify BO status and replace by appropriate equivalent ckt.
- (iv) Apply KCL (or) KVL.

Q A 50 V, 5 to 40 mA Zener diode is used as shown in a regulator ckt

(A) Calculate R_s to allow Voltage regulation from $I_L = 0$ to I_{Lmax} . also calculate I_{Lmax} .

(B) If R_s is set as found in Part-(A) and I_L is fixed at 25mA find the permissible range of V_{in} for Zener diode to act as regulator safely.



Solⁿ:

given data:

→ $V_z = 50V$.

$I_{z(\min)} = 5mA$.

$I_{z(\max)} = 40mA$.


→ $R_z = 0 \Omega$

↓

Ideal.

① Fixed input Variable load.

→ Zener diode is in BD. replace with
by its eqⁿ ckt. (voltage source V_z).



→
$$I_{s(\text{fix})} = I_{z(\max)} + I_{z(\min)}$$

$$= 40 + 0 = 40mA.$$

By KVL, $200 = I_s \cdot R_s + 50$

$V_{in} = I_{s(\text{fix})} \cdot R_s + V_z.$

$$\Rightarrow R_s = \frac{(200 - 50)}{40 \text{ mA}} = 3.75 \text{ k}\Omega$$


$$R_s = 3.75 \text{ k}\Omega$$

$$\Rightarrow I_{s(\text{fix})} = I_{z(\text{min})} + I_{L(\text{max})}.$$

$$\therefore 40 = (5) + I_{L(\text{max})}$$

$$\Rightarrow I_{L(\text{max})} = 35 \text{ mA}$$

② Variable input fixed load:



$$\Rightarrow I_{s(\text{min})} = I_{z(\text{min})} + I_{L(\text{fix})}$$

$$= 5 \text{ mA} + 25 \text{ mA} = 30 \text{ mA}.$$

$$\Rightarrow I_{s(\text{max})} = I_{z(\text{max})} + I_{L(\text{fix})}$$

$$= 40 + 25 = 65 \text{ mA}.$$

$$\therefore V_{in(\text{min})} = I_{s(\text{min})} \cdot R_s + V_z.$$

$$V_{in(\text{min})} = (30 \times 3.75) + 50$$

$$V_{in(\text{min})} = 162.5 \text{ V}$$

$$\therefore V_{in(max)} = (65 \times 3.75) + 50.$$

$$V_{in(max)} = 293.75 V$$


So, Range of V_{in} is $162.5 V$ to $293.75 V$.

Q For the given Zener diode ckt.

Calculate V_L given

(A) $R_L = 1.2 K \Omega$

(B) $R_L = 3 K \Omega$



Soln:

$$I_{Z(min)} = 0, \quad R_Z = 0$$


$$V_Z = 10V$$

For a Zener diode to go into BD the following two conditions are to be satisfied.

① Current through Zener diode should be greater than (or) equal to $I_{Z(min)}$ which is already satisfied

since $I_{Z(\min)} = 0$.

- ② Voltage across terminals of Zener diode should be V_Z , BD voltage. To verify this physically remove Zener diode from CKT and measure V_{AB} as shown.



$$V_{AB} = \frac{R_L \times 16}{R_L + R_S}$$


$$\therefore V_{AB} = \frac{16 \times R_L}{1\text{ k} + R_L}$$

① $R_L = 1.2\text{ k}\Omega$

$$V_{AB} = 8.73\text{ V.}$$

→ Zener diode is not in BD replace it by its equivalent, o.c.


$$V_L = V_{AB} = 8.73\text{ V}$$



(B) $R_L = 3k$

→ $V_{AB} = 12V$

→ Zener diode is in BD. replace it by its equivalent, Voltage source V_Z




* Transition region (or) Depletion region
(or) Space charge region (or) Barrier.

Capacitance C_T :

⇒ Change in reverse bias changes in depletion width and ions of depletion region. Hence a non-zero value of $\frac{dq}{dt}$ is exhibited by depletion region which is by depletion Capacitance. Called depletion region Capacitance.

⇒ $C_T = \epsilon A / w$



⇒ w is proportional to $V_j^{1/2}$

⇒ $w \propto V_j^{1/2}$ for step (abrupt) junction.

⇒ $w \propto V_j^{1/3}$ for linear (graded) junction.

where, j^n voltage $V_j = V_0 - V_d$.

where, V_0 : open circuited Contact potential.

& V_d : Voltage across diode.

(V_d is -ve for RB).

$$C_T = \frac{qEA^2}{N \left(\frac{1}{N_D} + \frac{1}{N_A} \right) (V_0 - V_d)}$$

→ Transition Capacitance at zero bias,

$$C_{T_0} = C_T |_{V_d=0}$$

$$\rightarrow C_T = \frac{C_{T0}}{\left(1 - \frac{V_d}{V_0}\right)^{m_T}}$$

~~for~~ $m_T = 0.5$ for Step junction. &
 $= 0.33$ for linear "

\Rightarrow Change in reverse bias changes width of depletion region and capacitance.

Hence it can be used as voltage variable capacitor (or) Varicap. (or) Varactor diode.



= * Diffusion Capacitance:


\Rightarrow Change in forward bias changes magnitude of diffusing charges and current. Hence, a non-zero value of $\frac{dI}{dV}$ is exhibited by diffusing charges which is by definition capacitance called Diffusion Capacitance.

$$C_D = \frac{\tau I}{n V_T}$$

where,

$$\tau = \tau_p + \tau_n$$

\Rightarrow



$$\frac{da}{dv} \neq 0.$$

$$C_D = \frac{\gamma I}{n V_T}$$

Where, $\gamma = \gamma_p + \gamma_n$.

Q A silicon diode has a diffusion capacitance of $1 \mu F$ when carrying a current of $1 mA$. Assuming $N_A \gg N_D$. Calculate τ_p .

Solⁿ: $N_A \gg N_D$, hence C_D eqⁿ gets modified

to

$$C_{DP} = \frac{\gamma_p I}{n V_T}$$

$$\tau_p = \frac{1 \times 10^{-6} \times 2 \times 0.026}{1 \times 10^{-3}}$$

$$\tau_p = 52 \mu s$$

Q A step junction si diode with $V_0 = 0.637 V$ has transition capacitance at zero bias as $0.5 pF$. Calculate C_T at the reverse

of 5 V.

Solⁿ:

Here, $C_{T0} = 0.5 \text{ PF}$

$$C_T = \frac{C_{T0}}{\left(1 - \frac{V_d}{V_0}\right)^{m_T}}$$
$$= \frac{0.5 \times 10^{-12}}{\left(1 - \frac{(-5V)}{0.637}\right)^{0.5}}$$

$$\therefore \boxed{C_T = 0.168 \text{ PF}}$$

★

Q A reverse biased diode is having a junction voltage of 8V and junction capacitance 15 PF. If junction voltage is increase to 12V capacitance drops to 13.5 PF find whether it is abrupt (or) graded junction.

Solⁿ: Assumption: Abrupt junction.

$$\omega \propto V_j^{1/2}, \quad \epsilon \text{ \& \& } A \text{ are constant}$$

hence $C_T \propto \frac{1}{V_j^{1/2}}$

$$\therefore \frac{C_{T2}}{C_{T1}} = \left(\frac{V_{j1}}{V_{j2}} \right)^{1/2}$$

$$\therefore \frac{C_{T2}}{C_{T1}} = \left(\frac{8}{12} \right)^{1/2} =$$

$$\therefore C_{T2} = 0.82 \times C_{T1}$$

$$C_{T2} = 12.25 \text{ PF.}$$

→ C_{T2} is not equal to 13.5 PF. hence it is not abrupt i.e. it is graded junction.

* Effect of Temperature on Reverse Saturation Current I_0 .

⇒ Increase in temp. increases EHP generation and minority Concentration hence I_0 increases i.e. $\frac{dI_0}{dt} > 0$.

$$I_0 = \frac{A_2 D_p p_{n0}}{L_p} + \frac{A_2 D_n n_{p0}}{L_n}$$

⇒ From the above eqⁿ after analysis we get,

⇒

$$\frac{1}{I_0} \cdot \frac{dI_0}{dT} = \frac{m}{T} + \frac{E_{g0}}{\eta k T^2}$$

Where, $m = 1.5$ for Si
 $= 2$ for Ge.

$$\left. \begin{aligned} \frac{1}{I_0} \cdot \frac{dI_0}{dT} &= 8 \% / ^\circ C \text{ for Si} \\ &= 11 \% / ^\circ C \text{ for Ge} \end{aligned} \right\} \text{ At } 300^\circ K.$$

⇒ Practically for both diodes rise is found to be $7 \% / ^\circ C$.

⇒ I_0 gets doubled for every $10^\circ C$ rise temp. i.e.

$$I_{02} = I_{01} \cdot 2$$


$$I_{02} = I_{01} \cdot 2^{(T_2 - T_1) / 10}$$

* Effect Temp. on Voltage:

⇒ For $1^\circ C$ rise in temp. to maintain constant current through diode decrease voltage across diode by

$$2.5 \text{ mV i.e. } \frac{dV}{dT} = -2.5 \text{ mV} / ^\circ C.$$

⇒



$$I = I_0 (e^{\frac{V}{nV_T}} - 1)$$

⇒ From Current eqⁿ of diode after analysis we get,

$$\frac{dV}{dT} = \frac{V - (E_{g0} + m\eta V_T)}{T}$$


$$\begin{aligned} &= -2.1 \text{ mV}/^\circ\text{C} \rightarrow \text{Ge} \\ &= -2.3 \text{ mV}/^\circ\text{C} \rightarrow \text{Si} \end{aligned} \quad \left. \begin{array}{l} \text{At} \\ 300\text{K} \end{array} \right\}$$

Note:

⇒ The above value of $\frac{dV}{dT}$ is valid only for forward bias.

Q The current I of circuit was found to be increasing by 7%/%C rise in temp. Calculate I_0 assuming Ge diodes reverse sat. currents temp co-efficient is 11%/%C.

⇒



Solⁿ: given data,

$$\frac{1}{I} \cdot \frac{dI}{dt} = 7\% / ^\circ C$$

$$\frac{1}{I_0} \cdot \frac{dI_0}{dt} = 11\% / ^\circ C$$

By, KCL $I = I_0 + I_R.$

$$\frac{dI}{dt} = \frac{dI_0}{dt} + \cancel{\frac{dI_R}{dt}} \quad \left(\because R = \text{const}^n \Rightarrow I_R = \text{const}^n \right)$$


$$\therefore \underset{\substack{\uparrow \\ 5\mu A}}{I} \left(\underbrace{\frac{1}{I} \cdot \frac{dI}{dt}}_{0.07} \right) = I_0 \left(\underbrace{\frac{1}{I_0} \cdot \frac{dI_0}{dt}}_{0.11} \right)$$

$$\therefore I_0 = \frac{5 \times 0.07}{0.11}$$

$$\therefore \boxed{I_0 = 3.18 \mu A.}$$

Q Two Ge diode connected as shown.

Calculate V_1, V_2 & I' .



Soln:

$$Q: I = I_0 (e^{V/nV_T} - 1).$$

$$\therefore I_0 = I_0 (e^{\frac{V}{nV_T}} - 1).$$

$$\therefore 2 = e^{V/nV_T}$$

$$V = 18. \text{ mV.} = V_2.$$

By KVL, $5 = V_1 + V_2.$

$$\therefore V_1 = 5 - V_2$$

$$\therefore V_1 = +4.982$$

Note: → While giving answer for a Voltage consider the polarity given in problem statement.

→ while giving answer for a current consider the direction shown in prob. statement.

$$\rightarrow \boxed{I' = -I_0}$$

Q The reverse saturation current density of a Ge diode is 1 mA/m^2 . Find the voltage to be applied across it in forward bias to get a current density of 10^5 mA/m^2 .

Soln: divide $I = I_0 (e^{\frac{V}{nV_T}} - 1)$ by cross-

Sectional area A ,


$$\therefore \frac{I}{A} = \frac{I_0}{A} (e^{\frac{V}{nV_T}} - 1).$$

$$\Rightarrow \boxed{J = J_0 (e^{\frac{V}{nV_T}} - 1)}.$$

$$\therefore 10^5 = 1 (e^{\frac{V}{1 \times 0.026}} - 1).$$


$$\therefore \boxed{V = 0.3 \text{ V.}}$$

Q



Calculate I_D & V_D in the given ckt.

Solⁿ:



$$I_D = \frac{10 - 0.6}{2k + 10} = 4.67 \text{ mA.}$$

$$\therefore \boxed{I_D = 4.67 \text{ mA.}}$$

$$\begin{aligned} \therefore V_D &= V_r + I_D R_f \\ &= 0.6 + (4.67 \times 10^{-3} \times 10) \end{aligned}$$

$$\therefore \boxed{V_D = 0.646 \text{ V}}$$

☆ Tunnel (Esaki) Diode:

$$\rightarrow E_{Fn} = E_c - kT \ln (N_c / N_D).$$

$$E_{Fp} = E_v + kT \ln (N_v / N_A).$$

$$E_{cr} = kT \ln (N_c \cdot N_v / n_i^2).$$

$$E_o = kT \ln (N_D \cdot N_A / n_i^2).$$

⇒ Heavy Dopping:

(Tunnel)

$$\left. \begin{array}{l} N_D > N_c \\ N_A > N_v \end{array} \right\} \downarrow$$

$$E_{Fn} > E_c$$

$$E_{Fp} < E_v$$

$$E_o > E_{cr}$$

Normal Doping:


(PN).

$$\left. \begin{array}{l} N_c > N_D \\ N_v > N_A \end{array} \right\} \downarrow$$

$$E_{Fn} < E_c$$

$$E_{Fp} > E_v$$

$$E_{cr} > E_o$$









Fig - (A) : OPEN circuit.

⇒ Due to heavy doping of the order of $1:10^3$ (or) $1:10^{20} \text{ cm}^{-3}$ width of depletion region decreases to as small as 100 \AA and such narrow depletion region according to quantum mechanics a special effect called tunneling is observed based on it the diode is designed. It was proposed by Esaki.

→  → Empty State. (electron doesn't exist).

⇒  → Filled State (electron exists).

⇒



→ Filled States Parallel to Empty States.

→ (i) Width of depletion region should be very narrow (100 \AA) ✓

→ (ii) At one side of diode filled states should exist. at the other side at the same energy empty state should exist.

→ If the above two conditions are satisfied then electrons tunnel from filled to empty state.

* Open circuit:

⇒ From fig- (A) it can be observed that second condition of tunneling is not satisfied hence tunnelling is not possible. Hence current is zero.

⇒ V & I are zero. hence fig- (A) matches with point (A) of fig- (I).



* Reverse bias:

⇒ Due to Reverse bias width of depletion

region and ions of depletion region increases hence V_0 (Volts) and E_0 (eV) increase by applied reverse bias.

$E_0 = E_{cp} - E_{cn}$ is increasing implies n-side levels shift down hence fig- (A) becomes (B).

→ In fig- (B) top filled states of valance band of p-side become parallel to bottom empty state of conduction band of n-side. hence e^- tunnel from p to n and produce current from n-to p. $V \& I$ are -ve hence fig- (B) matches with point - (B). as reverse bias increases n-side levels shift down more and more hence volume of tunneling and reverse current increases. i.e. excellent conduction (E.C) is possible.



\Rightarrow Due to forward bias width of depletion region and ions of depletion region decreases hence V_0 (V) and E_0 (eV) decrease by applied forward bias.

$E_0 = E_{cp} - E_{cn}$ is decreasing implies n-sides levels move up. Hence fig-(A) becomes (C).

\Rightarrow In fig-(C) Top filled state of Conduction band of n become parallel to bottom empty states of p hence second condition of tunneling is satisfied hence electrons tunnel from N to P and produce current from P to N.

\Rightarrow V & I are +ve hence fig-(C) matches with point (C). as forward bias increases forward current starts from 0 (point - (A)), increases (point - (C)), later on reaches a maximum (I_f), decreases (point - (D)) and finally becomes zero (point - (E)).

⇒




FIG- (A) FB ↑↑

⇒




FIG- (C)


F.B.

Fig- (E) - FB↑↑↑

→ Due to forward bias E_0 decreases and $E_{cr} > E_0$ occurs (fig - (E)) which is valid for a P-N diode hence from now onwards whatever current is possible in forward biased P-N diode will also be possible in forward biased tunnel diode hence forward char. of P-N diode (dash and dot) is superimpose onto forward char. of tunnel diode.

→ In FB tunnel diode I_{tunnel} flows from
P → N. In FB P-N diode $I_{\text{diffusion}}$

Resistor R' is placed parallel to a tunnel diode which has $\left| \frac{dI_0}{dV} \right|_{\max} = \frac{1}{I_0 r}$ turning the value of R' such that the characteristic doesn't exhibit -ve region in Charac.?



-ve region means as voltage increases current decreases. -ve region should not be exhibited. Hence $\frac{dI}{dV} \geq 0$.

$$I = I_0 + I_R$$

$$I = I_0 + \frac{V}{R'}$$

$$\therefore \frac{dI}{dV} = \frac{dI_0}{dV} + \frac{1}{R'}$$

$$\frac{dI}{dV} \geq 0$$

$$\frac{1}{R'} \geq \left| \frac{dI_0}{dV} \right|_{\max} \rightarrow \boxed{R' \leq I_0 r}$$

E ,
reuses
 V_r and
of the tunnel
the I_{tunnel}
Zero.
comes zero
which
+ which
increases,
distance

Q Consider a tunnel diode under open circuit condition. Calculate width of depletion region given.

$$N_D = N_A = 4.41 \times 10^{19} \text{ cm}^{-3}$$

$$V_0 = 0.75 \text{ V}$$

$$\epsilon = 141.6 \times 10^{-14} \text{ F/cm}$$

Solⁿ:

$$\begin{aligned} \omega &= \sqrt{\frac{2\epsilon V_0}{q} \left[\frac{1}{N_D} + \frac{1}{N_A} \right]} \\ &= \sqrt{\frac{2 \times 141.6 \times 10^{-14} \times 0.75}{1.6 \times 10^{-19}} \times \frac{2}{4.41 \times 10^{19}}} \end{aligned}$$

$$\boxed{\omega = 77.7 \text{ \AA}}$$



Note:

Can - given for p-n diode for ω , x_{no} , x_{po} , V_0 , E_0 etc Can be used at any p-n jⁿ of any electronic device.

☆ Bipolar Junction Transistor :-

⇒ BJT is a 3-terminal device found in 1947 at Bell laboratories by Bardeen, Brattain and Shockley.

⇒ In the ckt symbol, perpendicular line represents base, out of the two angular line one with arrow represents emitter. The other without arrow represents collector. The direction of arrow shows the direction of flow of current when emitter is FB.




\Rightarrow KCL: $I_E + I_B + I_C = 0.$

KVL:
 $V_{CB} = V_{CE} + V_{EB}.$

\rightarrow It has application like, switch, phase shifter, amplifier & oscillator.

\Rightarrow A device is said to be giving amplification service if the following two conditions are satisfied.

- ① Output should be an exact replica of input.
- ② Output energy should be greater than input energy.




* Current Components in Common base Configuration:

- ① $I_E = I_{PE} + I_{nE} \simeq I_{PE}$,
- ② $-I_{CO} = I_{CBO} = I_{PCO} + I_{nCO}$.
- ③ $I_C = |-I_{PC1}| + I_{CBO}$.
- ④ $I_C = |\alpha I_E| + I_{CBO}$.
- ⑤ $\alpha = \frac{(I_C - I_{CBO})}{(I_E - 0)} = \frac{I_{PC1}}{I_E}$.
- ⑥ $\alpha_{dc} = -(I_C | I_E)$.
- ⑦ $\gamma^* = (I_{PE} | I_E) \simeq 1$.
- ⑧ $\beta^* = (I_{PC1} | I_{PE}) \simeq 1$.
- ⑨ $\alpha = \beta^* \cdot \gamma^* = (I_{PC1} | I_E) \simeq 1$.



\Rightarrow

	E	B	C
Doping	Heavy	Less	Moderate
Width	Moderate	Thin	Large

- ① $W_B (1\mu m) \ll W_P (100\mu m)$
 - ② $N_D \downarrow \downarrow$
- $\rightarrow I_{PC1} \simeq I_{PE}$



J_E	J_C	Region of operation	App.
FB	FB	Saturation	ON Switch
RB	RB	Cut-off	OFF Switch
FB	RB	Normal Active	Amplifier
RB	FB	Inverse Active	Attenuator



$\Rightarrow J_E$ is forward bias hence I_{PE} &
 I_{NE} flow from P to N.

$\rightarrow I_{PE}$ is made up of holes out of
which few holes recombine in base
and go out of base ($I_{PE} - I_{PC1}$).
Rest of them reach collector (I_{PC1}).

$\Rightarrow J_C$ is Reverse biased hence I_{PC0} &
 I_{NC0} flow from n to p.

$\rightarrow I_{C0}, I_0$ at J_C flows from N to P
but shown P to N hence -ve.

$$I_{CBO} = I_{C0} + I_{SL} + I_{AM}$$

$\rightarrow I_{C0}$: Current due to thermally
generated minority carriers.

I_{SL} : Current due to surface leakage.

I_{AM} : Current due to avalanche
multiplication.

\rightarrow By applying KCL at points ①, ② & ③
we get eqⁿs ①, ② & ③.

→ For the device to act as amplifier
load current I_E to be large hence
 I_{PC1} to be large. Hence I_{PE} to be large.
Hence I_E to be large

→ As input current I_E increases I_{PE} ,
 I_{PC1} and output current I_E increases
hence it is current controlled device.

→ To make I_{PC1} approximately I_{PE}
recombination of holes in base to be
decreased for which two conditions
are proposed:

① W_B made very much less than
 L_p .

→ A hole travels L_p distance
before recombination by then it
crosses base and enters collector.

② Doping of base is decrease. Hence
availability of e^- in base decreases
hence hole recombining probability
decreases hence hole reaching collector
probability increases.

→ A hole in Collector is majority carrier hence recombination prob. is less. and it being +ve charge gets attracted by -ve supply of Collector. hence passes through load.

⇒ I_E is made of I_{PE} and I_{NE} out of which only I_{PE} flows through load hence to make $I_{PE} \gg I_{NE}$ emitter doping heavily doped.

⇒ Base Current I_B is made up of the following components.

- ① electron enters into base through base terminal for recombination.
- ② electrons enter into base through base terminal to give I_{NE} component.
- ③ electrons leave the base through base terminal to give I_{NC} component.

⇒ I_{PC1} is approximately I_{PE} and I_{PE} approximately I_E hence $I_{PC1} \approx I_E$.
hence I_{PC1} replaced by αI_E where

$\alpha < 1$ and closed to 1

$$\alpha = 0.95 \text{ to } 0.995$$



Hence eqn- (3) becomes (4).

→ From- (3) & (4) we get (5) where α is common base forward current transfer ratio (or) CB current gain.

→ In eqn- (5) neglecting I_{EBO} we get (6).


⇒ γ^* : emitter efficiency (or) emitter injection efficiency.

β^* : Transport factor (or) base Transport factor.



⇒ $P_C (I_C^2 R_C) > P_E (I_E^2 R_E)$

$$P_C \downarrow = (I_C \downarrow)^2 \cdot R_C$$



$$\left(\frac{P_C}{(A_{\text{area}}) \uparrow} \right) \downarrow$$

\Rightarrow over at collector junction P_c is large.
 hence Collector jn T_{jc} increases. hence
 I_{CBO} increases. hence I_c increases. hence
 P_c increases. which an iterative process
 due to which at some time excessive
 Power (or) Temp. occurs at collector jn
 and transistor burns away called
 thermal run-away.

\Rightarrow To safeguard the Transistor, Collector
 made large in size & hence power
 per unit area ~~decreases~~ at T_c decreases.

\Rightarrow Base thin implies thinner than L_p
 followed by thinner than emitter
 and Collector

$$\Rightarrow A_v = \frac{V_o}{V_i} = \cancel{R_B} \cdot \frac{I_c \cdot R_c}{I_E \cdot R_f} > 1 \quad (\because R_c = M\Omega, R_f = \Omega)$$


$$\therefore A_I = \frac{I_c}{I_E} < 1.$$

	A_v	A_I
CB \rightarrow	\checkmark	\times
CE \rightarrow	\checkmark	\checkmark
CC \rightarrow	\times	\checkmark

* Two P-N Diode connected back to back Series Can not act as Transistor (Amplifier):

Imp
Concept

⇒




⇒ By making base thin in size and less doped recombination of holes in base is not allowed hence large current I_E is forcefully transfer from low resistance (J_E, R_E) to high resistance (J_C, R_C). Hence, T_{ru} Transfer Resistor Property is exhibited.

⇒ Two Polarities of charge carriers are crossing junctions to give current in device which is exhibiting transfer

resistor property.

→ hence called Bipolar Junction Transistor.
(BJT).

⇒



* Early Effect (or) Base width Modulation.

(or) Base narrowing:

⇒ W_B : Physical (or) Metallurgical Base width.

W_B' : Effective (or) undepleted Base width.

W_d : Width of depletion region.

⇒ J_E is FB hence width of depletion region & ions of depletion region decreases. hence V_o decreases by V_{EB} .

The applied forward bias J_C is reversed bias hence width of depletion region and ions of depletion region increases. hence V_o increases by V_{CB} .

the applied reverse biased.

⇒




Fig- ①

⇒




Fig- ②

⇒




Fig- ③

⇒ Easy effect No. ①:

⇒ As reverse bias to J_c increases width of depletion region at J_c and penetration of depletion region into base increases. Hence undepleted width W_B' decreases hence charge carriers which were sitting in a width of W_B carrier will now get confined to a smaller width of W_B' hence concentration gradient increases. J_E is forward bias hence majority carrier diffusion supports currents where diffusion is proportional to concentration gradient which is increasing hence I_E increases.

$$\Rightarrow I = \left[-q D_p \left(\frac{dP}{dx} \right) \uparrow \right] \uparrow$$

⇒ Easy effect No. ②:

⇒ As reverse Bias J_c increases more & more width of depletion region & penetration of depletion region increases more and more. Hence W_B' decreases more and more, carrier with a width

of $W_B < L_p$ available for recombination, recombination was less. Now with a width of W_B' very much less than L_p available for recombination, recombination further decreases. Hence, I_B decreases, I_E increases and hence α increases.

⇒ Early effect No. - ③:

⇒ At large reverse bias to J_c


width of depletion region increases and completely fills the base hence undepleted width W_B' and I_B become zero hence transistor can not act as amplifier i.e. usefulness of transistor as amplifier is terminated. Earlier depletion region was confined to J_c . Now it has reached J_E hence called punch through (or) reach through.

⇒ The above three effects were observed by J.M. Early. Hence called Early effect.

→ out of W_B only W_B' is useful for recombination hence called effective base width.

→ Change in V_{CB} changes W_B' hence called base width modulation. As V_{CB} increases W_B' decreases, hence called base narrowing.

⇒



⇒

$$r_o = \frac{|V_A|}{I_C}$$
$$I_C = \alpha I_0 \cdot e^{V_{BE}/nV_T} \left(1 + \frac{V_{CE}}{V_A} \right).$$

r_o : Output resistance.

V_A : Early Voltage.

* Avalanch Breakdown:

⇒ As reverse biased to J_c increases more and more, at a particular Voltage J_c undergoes avalanche BD hence avalanche multiplication starts hence Charge Carriers and I_c increases uncontrollably hence again usefulness gets terminated. This time due to avalanche BD and earlier due to Punch through.

⇒ CB:

$$M = \frac{1}{\left[1 - \left(\frac{V_{CB}}{BV_{CBO}} \right)^n \right]} \quad \boxed{n=2 \text{ to } 10}$$

$$\boxed{CE} : BV_{CEO} = BV_{CBO} \left(\frac{1}{\beta} \right)^{1/n}$$

$$\text{Max-Rating} = \text{MIN} (BV_{PT}, BV_{AB}).$$

⇒ M: Multiplication factor due to avalanche Multiplication.

BV_{CBO} : Break down Voltage in CB with

emitter open. is defined as reverse bias at T_c in CB at which avalanche BD occurs.

→ BV_{CEO} : Break Down Voltage in CE with Base open is defined as RB at T_c in CE at which avalanche BD occurs.


→ BV_{PT} : Break Down Voltage at which punch through occurs. It is independent of configuration.

→ BV_{AB} : Break Down Voltage at which avalanche Break Down occurs.

→ Max-Rating :- maximum rating is defined as maximum reverse bias that can be safely applied across T_c .

☐ A Zener diode has a r_z resistance of $20\ \Omega$ in BD given voltage across Zener diode is 5.2V at $I_z = 1\text{mA}$. Determine voltage across diode at $I_z = 10\text{mA}$.

Soln:



$$V_Z' = V_Z + I_Z \cdot R_Z$$

$$5.2 = V_Z + (1\text{mA})(20)$$

$$V_Z = 5.18\text{V}$$


at $I_Z = 10\text{mA}$


$$\therefore V_Z' = 5.18 + (10\text{mA})(20)$$

$$\therefore \boxed{V_Z' = 5.38\text{V}}$$

Note:

\Rightarrow If current through Zener diode changes voltage across Zener diode changes due to change in drop across R_Z . But V_Z and R_Z are constant.

 The maximum rating of Zener diode shown in ckt is 260 mW it maintains a constant voltage if current through Zener diode doesn't fall below 90% of max. permissible current find the range of I_Z for Zener diode to act as regulator. surely.




Soln:

$$260\text{ mW} = P_{Z(\text{max})} = V_Z \times I_{Z(\text{max})}$$

$$\boxed{I_{Z(\text{max})} = 50\text{mA}}$$

g.o. of $I_{Z(max)} = 45 \text{ mA} \approx I_{Z(min)}$.
 \downarrow
 50 mA

Q In the given CKt temp. coefficient of D_1 is $-1.7 \text{ mV}/^\circ\text{C}$. The series combination is used to construct a zero temp. coefficient voltage reference (ZTCVR) find in $\%/^\circ\text{C}$ the required temp. coefficient of D_2 .



Solⁿ:

Note: A ZTCVR should maintain constant voltage irrespective of fluctuation in temperature.

$$D_2: +1.7 \times 10^{-3} \frac{\text{V}}{^\circ\text{C}} \times \frac{100}{15} = +0.01133 \%/^\circ\text{C}.$$

Q For a BJT $\beta = 100$ collector junction BD voltage in common base with emitter open $= 120 \text{ V}$. Assuming empirical constant as 3, calculate collector J^n

BD Voltage in CE in with base open.

Soln:

$$BV_{CE0} = BV_{CB0} \left(\frac{1}{\beta} \right)^{1/n}$$

\downarrow 120V \downarrow 100

$$BV_{CE0} = 120 \times \left(\frac{1}{100} \right)^{1/3}$$

$$BV_{CE0} = 25.85 \text{ V}$$

Imp:

Q for BJT $I_C = 1 \text{ mA}$ at $V_{CE} = 1 \text{ V}$. given early voltage as 75 V . Calculate I_C at $V_{CE} = 10 \text{ V}$. assume α as constant.

Soln:

$$I_C = \underbrace{\alpha I_0 \cdot e^{V_{BE}/nV_T}}_{\alpha} \left(1 + \frac{V_{CE}}{V_A} \right)$$

$$\therefore \frac{I_{C1}}{1 \text{ mA}} = \frac{\cancel{\alpha} \left(1 + \frac{10}{75} \right)}{\cancel{\alpha} \left(1 + \frac{1}{75} \right)}$$

$$\therefore I_{C1} = \frac{85}{76} \text{ mA}$$

$$\therefore \boxed{I_{C1} = 1.118 \text{ mA}}$$

Q Find r_o of BJT given Early Voltage as 150 V and collector current 0.1 mA .

Soln:

$$r_o = \frac{|V_A|}{I_C} = 1.5 \text{ M}\Omega$$

Q A Ge PNP transistor is biased in active region given diffusion current at Emitter is 0.298 mA . Calculate dynamic emitter Resistance.

Solⁿ:

$$r_E = \frac{n V_T}{I_E}$$


$$= \frac{1 \times 0.026}{0.298 \times 10^{-3}}$$

$$\therefore r_E = 87.24 \, \Omega$$

$$\therefore \boxed{r_E = 87.24 \, \Omega}$$

* Input cmd output Characteristic of
CB (or) Grounded base configuration:

\Rightarrow




I.V. $\rightarrow I_E, V_{CB}$

D.V. $\rightarrow V_{EB}, I_C$


⇒

I/P



⇒

O/P



⇒ I.V. : Independent Variable.

D.V. : Dependent Variable.

* Input characteristics:

⇒ I/P chara. of CB configuration concept wise looks similar to Forward char. of p-n diode since V_{EB} and I_E are

are Voltage across and current through forward biased emitter in diode. The shape doesn't match since x-axis and y-axis are interchanged.

⇒ As Reverse bias to J_c increases according to Early effect (1) I_E increases hence input current shift down.

* output Characteristics:

⇒ Active Region:

$$\rightarrow I_c = -\alpha I_E + I_{CBO}$$

→ Say $I_E = 0$, then $I_c = I_{CBO}$ is constant irrespective of V_{CB} .

→ Say $I_E = 40\text{mA}$, then I_{CBO} gets neglected. As reverse biased to J_c increases according to Early effect (2)

α increases, $\alpha < 1$ and closed to 1.

If it increases, finally it becomes one

hence I_c starts from less than I_E

and closed to I_E , increases and

finally becomes I_E . Hence curves are


almost straight line i.e. not much

slope is existing.

$$\Rightarrow I_C = -\alpha I_E + I_{CBO}$$

$$\alpha < 1 \quad \xrightarrow[\text{EE } \textcircled{2} \rightarrow \alpha \uparrow]{\text{As RB To } J_C \uparrow} \quad \alpha \approx 1 \quad |I_C| = |I_E|$$

⇒ Saturation:



$$\Rightarrow V_{EB} = \text{Constant}$$

V_{CB}	I_E	$I_{C'}$	Net Current	I_C
+0.5	40	10	30	-30
+1.5	40	40	0	0
+2.0	40	50	10	+10

⇒ As V_{CB} Forward biased to J_C increases I_C changes from -ve to zero to +ve


⇒ For different values of I_E , all the curves are touching the bottom at x-axis hence bottoming is said to have occurred.

* Input and output Characteristic of
CE (or) Common Emitter Configuration:

⇒


I.V. : $\rightarrow V_{CE}, I_B$


D.V. : $\rightarrow V_{BE}, I_C$



⇒

I/P





⇒

$$I_C = (1 + \beta) I_{CBO} + \beta I_B$$

$$\beta = \frac{I_C - I_{CBO}}{I_B + I_{CBO}} \approx \frac{\alpha}{1 - \alpha}$$

$$\beta_{dc} = \frac{I_C}{I_B} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$


* Input Characteristics:

⇒ Input char. of CE configuration concept. We look similar to forward char. of P-N diode since V_{BE} and I_B (proportional to I_E) are voltage across and current through forward biased emitter jⁿ diode.

the shape doesn't match since x-axis & y-axis are interchanged.

⇒ As reversed biased to J_c increases early effect - (2) says α increases hence I_c increases hence I_B decreases. i.e. input curves move up.

$$\Rightarrow I_B \propto I_E$$



$$I_E = I_B + I_C$$

$$(mA): 1mA \uparrow = 0.01mA \uparrow + 0.99mA \uparrow$$

$$\text{As } R_B \text{ to } J_c \uparrow \rightarrow \text{EE (2)} \rightarrow \alpha \uparrow \rightarrow \alpha \uparrow = \frac{I_c \uparrow}{I_E}$$

$$\rightarrow \boxed{I_E} = I_B \downarrow + I_C \uparrow$$

⇒ C_E Saturation Resistance (R_{CEsat}):

$$\boxed{R_{CEsat} = \frac{V_{CEsat}}{I_C}}$$

→ I_{CBO} : Collector current with collector in R.B. in CB with emitter open.

→ I_{CEO} : Collector current with collector in R.B. in CE with base open.

→ β : Common emitter forward current Transfer ratio. (or) CE current gain.

* Proof of Current gain:

① Mathematically:

⇒ α is a number < 1 and closed to '1'.

Hence $\beta = \left(\frac{I_c}{I_B} \right) > 1$ i.e. output current

I_c greater than input current I_B .

② Logically:

⇒ For a small change in input current I_B there is a large change in output current I_c hence current gain exists.

$$I_E = I_B + I_c$$

$$(mA): 1mA = 0.01mA \uparrow + 0.99mA \uparrow$$



③ Graphically:



⇒ In o/p char. a slope is existing hence current gain possible.


④ Practically:

⇒ In CE Amplifier experiment existence of current gain can be observed.

* Input and Output characteristics
in CC (or) grounded collector Confi^g.

⇒





⇒ $\gamma = (-I_E / I_B)$

$$1 + \beta = 1 + \frac{I_C}{I_B} = \frac{I_B + I_C}{I_B} = -\frac{I_E}{I_B} = \gamma$$

$A_E : \alpha < \beta < \gamma$

CB CE CC

(0.98) (49) (50)

⇒ γ : Common Collector forward current transfer ratio (or) CC current gain.

* Input Characteristics:

⇒ With V_{EC} kept constant if V_{BC} is increased then V_{EB} , Forward Biased to I_E decreases hence I_E & I_B decreases.

\Rightarrow If V_{BC} further increases then V_{EB} further decreases and becomes less than V_r , cut-in voltage. hence I_E and I_B become '0'. i.e. I_B starts from a value decreases and finally becomes '0'. hence input curves move up.

$$\Rightarrow V_{EC} = V_{EB} + V_{BC} \rightarrow V_{EB} \downarrow = \boxed{V_{EC}} - V_{BC} \uparrow$$

$$V_{EB} \downarrow \rightarrow F_B \text{ to } J_E \downarrow \rightarrow I_E \downarrow \rightarrow I_B \downarrow$$

$$V_{EB} < V_r \rightarrow J_E \text{ not FB} \rightarrow I_E = 0 \rightarrow I_B = 0.$$

* Output Characteristics:

\Rightarrow Variable parameter in O/P of CE is same as CC but x-axis in O/P of CE is same as that of CC except for change in polarity.

\Rightarrow y-axis in O/P of CE is same as that of CC except for slight increase in magnitude hence output of CC and CE look similar except that in CC slope is slightly greater than CE hence

Current gain in cc is (γ) slightly greater than β (β).

Q A typical BJT has a β of 100. If Collector current is 1mA. Assuming active region find base and emitter currents.

Solⁿ:

$$\beta = 100, I_C = 1\text{mA}.$$

$$\therefore \beta = \frac{I_C}{I_B}$$

$$I_B = \frac{I_C}{\beta} = \frac{1\text{mA}}{100}$$

$$\therefore I_B = 10\mu\text{A}$$

$$\therefore I_E = I_C + I_B$$


$$I_E = 1010\mu\text{A}$$

$$\Rightarrow I_E = 1.01\text{mA}$$

★

Q for the BJT given in ckt determine

Q-point.



Solⁿ:

$$\boxed{I_{CEQ} = 1.2 \text{ mA}}$$

$$\therefore V_{CEQ} = V_C - V_E$$

$$\text{but } V_E = 0.$$

$$\therefore V_{CEQ} = V_C = V_{CC} - I_{CQ} \cdot R_C$$

$$V_{CEQ} = 12 - (5 \times 1.2).$$
$$= 12 - 6$$

$$\therefore \boxed{V_{CEQ} = 6 \text{ V}}$$

✓ Q-Point : $(V_{CEQ}, I_{CQ}) = (6 \text{ V}, 1.2 \text{ mA})$.

Q In grounded base configuration

Voltage drop across a load resistor of 4 k is 3 V . determine base current given $\alpha = 0.96$.

Solⁿ:

$$I_C = \frac{3}{4} = 0.75 \text{ mA}.$$

$$\alpha = 0.96.$$

$$I_B = \frac{I_C}{\beta}$$

$$I_B = \frac{0.75}{24}$$

$$\therefore \beta = \frac{\alpha}{1-\alpha}$$
$$\beta = \frac{0.96}{0.04} = 24$$

$$\boxed{\beta = \frac{\alpha}{1-\alpha}}$$

$$\alpha = \frac{I_C}{I_E}$$

$$\alpha = \frac{I_C}{I_B + I_C}$$

$$\frac{1}{\alpha} = 1 + \frac{I_B}{I_C}$$

$$\frac{1}{\alpha} = 1 + \frac{1}{\beta}$$

$$\Rightarrow \boxed{I_B = 31.25 \mu A.}$$

$$\star \quad \boxed{I_E = I_C / \alpha = 0.781 \text{ mA}}$$

Q In a CB Configuration emitter current is 1.6 mA , collector current with emitter open is $10 \mu A$. Calculate collector current? given gain is 0.95 .

Solⁿ:

$$I_C = (-\alpha I_E) + I_{CBO}.$$

$$\therefore I_C = (0.95 \times 1.6) + 10 \mu.$$

$$\Rightarrow \boxed{I_C = 1.53 \text{ mA}}$$

Q For CE mode BJT base current is $10 \mu A$ current gain 99 . $I_{CBO} = 1 \mu A$. Calculate collector current.

Solⁿ:

$$I_B = 10 \mu A.$$

$$\therefore I_C = \beta I_B + I_{CBO} (1 + \beta)$$

$$= (99 \times 10 \mu) + 1 \mu (100).$$

$$I_C = 1090 \mu A$$

$$\therefore \boxed{I_C = 1.09 \text{ mA}}$$

Q For a BJT Collector Current is 0.9 mA , Base Current is $20 \mu\text{A}$. Calculate α .

Solⁿ:

$$I_C = 0.9 \text{ mA}$$

$$I_B = 20 \mu\text{A}$$

$$\therefore \beta = \frac{\alpha}{1-\alpha}$$

$$\beta = \frac{I_C}{I_B}$$

$$\beta =$$

$$\beta(1-\alpha) = \alpha$$

$$\beta = (1+\beta) \alpha$$

$$\alpha = \beta / (1+\beta)$$

$$\alpha = \frac{I_C}{I_E}$$

$$\alpha = \frac{0.9 \text{ m}}{0.9 \text{ m} + 20 \mu}$$

$\therefore \alpha = 0.978$

Q Given common base current gain $\alpha = 0.98$, calculate CE current gain.

Ans: $\alpha = 0.98$

$$\beta = \frac{\alpha}{1-\alpha}$$

$$\therefore \beta = \frac{0.98}{0.02}$$


$$\beta = 49$$

☆ Opto Electronic Devices:

⇒ LED & LASER Convert electric energy to light energy and are used as optical sources.

⇒ PIN & APD Convert light energy to electric energy and are used as optical detectors in fiber optic communications.

⇒



⇒ In certain semiconductors EHP Recombination occurs in two steps called Indirect transition (or) Indirect Recombination and E_g gets converted to heat. Such (dissipation) Semiconductors are called Indirect band gap Semiconductors - e.g. Ge (or) Si.

⇒ In some other semiconductor EHP recombination occurs in single step called direct transition (or) direct recombination and E_g gets converted to light (radiation) such semiconductors are called direct band gap semiconductors. e.g. Gallium (Ga) Arsenide (As).

⇒ If a P-N Junction is design using indirect Band gap Semiconductor and operated in F.B. then during recombination heat comes out called P-N diode.

⇒ If the same P-N junction is design using direct band gap semiconductor then during recombination light comes out called LED. The colour (or) wavelength emitted depends on E_g , ~~to~~ produce required colour as output. Two (or) more semiconductors are mixed to form a compound such that compound's energy band gap is equal to required E_g .

⇒ Compound:


→ Binary : GaAs.

→ Ternary : GaAsP

→ Quaternary : InGaAsP.

* Light Emitting Diode (LED).

⇒



⇒ A P-N junction is designed using direct band gap semiconductor and operated in FB condition then during EHP recombination E_g gets converted to light.

⇒ A two terminal device is emitting light hence called Light emitting Diode.

- ⇒ Applied electric field is responsible for light emission called electrolumination.
- ⇒ Injected charge carriers during recombination give out light called injection lumination.
- ⇒ During recombination light comes out called radiative recombination.
- ⇒ In p-n diode during recombination heat comes out called dissipative recombination.
- ⇒ In LED Spontaneous Emission occurs.

* Advantages:

- ⇒ Small size ✓
- ⇒ Less weight. ✓
- ⇒ Low cost. ✓
- ⇒ Long life. ✓
- ⇒ Low power consumption.
- ⇒ Rugged construction. ✓
- ⇒ Temp. dependence is less. ✓

* Disadvantages:

- ⇒ Not highly directional.
- ⇒ Not highly ~~cosmetic~~ aesthetic.

* Light Amplification by Stimulated Emission of Radiation. (LASER).

⇒ If EHP recombination occurs after completion of life time and E_c gets converted to light then it is called Spontaneous emission which occurs in LED.

⇒ If recombination occurs before life time completion due to external disturbance and light comes out it is called Stimulated emission which occurs LASER.

⇒ LASERS are produced in Cavity. In a Cavity say population inversion is achieved and an injected photon disturbs an e^- and comes out as such the disturbance e^- during recombination generates another photon hence one photon becomes two. The process repeats and due to light amplification voluminous photons are generated. Light is coming out due to

due to stimulated emission with light amplification hence called LASER.


* Advantages:

- \Rightarrow Highly directional.
- \Rightarrow Highly Chromatic.


* Disadvantages.

- \Rightarrow (Invert the advantages of LED).

\Rightarrow




\Rightarrow Spontaneous Emission



Stimulated Emission

* PIN Photodiode:



⇒ $E_\lambda \geq E_g$

$$E_\lambda = hf = \frac{hc}{\lambda} \rightarrow \lambda_{\max} (\mu\text{m}) = \frac{1.24}{E_g (\text{eV})}$$

⇒ Quantum efficiency $\rightarrow \eta = \frac{\text{No. of EHP's generated}}{\text{No. of Photons Incident}}$

$$\eta = \frac{I_p / q}{P_o / hf}$$

⇒ Responsivity $R = \frac{I_p}{P_o} = \frac{\eta q}{hf}$ Amp/Watt.

⇒ λ : Wavelength of incident photon.

f : freq. of incident photon.

P_o : Incident optical power.

h : Planck's constant.

→ c : Speed of light

I_p : Photo current generated in PIN diode.

⇒ If a Photon having an energy greater than or equal to E_g of a semiconductor falls on the same semiconductor then by absorbing energy of photon, photo carriers are generated which get attracted towards opposite polarity of applied reverse biased and produce photo current I_p .

⇒ Light energy is converted to electric energy hence called photodiode. In the absence of light thermally generated charge carriers support reverse Saturation current I_0 called Dark current.


⇒ The range of wavelength over which photo diode gives output is called Spectral Response.

⇒ Minimum optical power to be incident

On a photo diode to produce a usable output is called light sensitivity.

* Avalanch Photodiode (APD):

⇒



$$\Rightarrow M = \frac{I_M}{I_p} > 1.$$

$$R_{APD} = \frac{\eta \tau}{h\nu} \cdot M,$$

⇒ M: Multiplication factor due to avalanche multiplication.

I_M : Multiplied photo current generated in APD.

\Rightarrow due to incident photons photo carriers are generated which pass through n^+p junction where a large reverse external electric field is applied. due to which avalanche breakdown occurs. Hence avalanche multiplication starts. hence charge carriers and current increases.

\Rightarrow For a power P_0 incident on APD say I_M is the current generated and for the same power incidented on PIN diode say I_P is the current generated then

$$\frac{I_M}{I_P} > 1.$$

\Rightarrow Increase in charge carriers and current is called current amplification.

\Rightarrow [Q] A silicon APD has a quantum efficiency of 0.65 at a freq. of 0.33×10^{15} Hz. Suppose 0.5 μ W of optical power produces a multiply photo current of 10 μ A. Calculate pm multiplication factor M .

Soln:

$$I_M = \frac{\eta q}{hf} \cdot P_0$$

$$\Rightarrow M = \frac{I_M \cdot hf}{\eta q}$$

$$M = 10 / 10^{-7} \times$$

\Rightarrow Applied η and P_0 to PIN diode and calculate I_p .

$$\therefore I_p = \frac{\eta q}{hf} \times P_0$$

$$\therefore I_p = \frac{0.65 \times 1.6 \times 10^{-19}}{6.626 \times 10^{-34} \times 10^{15} \times 0.33} \times 0.5 \times 10^{-6}$$

$$I_p = 0.238 \mu A$$

$$M = \frac{I_M}{I_p} = \frac{10 \mu A}{0.238}$$

$$M = 42.05$$

$$\boxed{M \approx 42}$$

Q A PIN photodiode is constructed with GaAs which has a band gap of 1.43 eV find the longest wave ~~length~~ length that can generate current.

Soln:

$$\lambda_{\max} (\text{nm}) = \frac{1.24}{E_g (\text{eV})}$$

$$\Rightarrow \lambda_{\max}(\mu\text{m}) = \frac{1.24}{1.43}$$

$$\lambda_{\max} = 0.86 \mu\text{m}$$

Q 6×10^6 photons are incident on a PIN diode and 5.4×10^6 EHPs are generated. Calculate quantum efficiency.

Solⁿ:

Quantum efficiency $\eta = \frac{\text{No. of EHP's generated}}{\text{No. of incident photon}}$

$$\eta = \frac{5.4 \times 10^6}{6 \times 10^6}$$

$$\eta = 90\%$$

Q Photons are incident on a PIN diode which has a responsivity of 0.65 A/Watt . If optical power level is $10 \mu\text{W}$. Calculate photo current generated.

Solⁿ:

$$I_p = R \cdot P_o \quad \frac{\text{A/Watt}}{\text{Watt}}$$


$$R = \frac{I_p}{P_o}$$

$$\therefore I_p = R \cdot P_o = 0.65 \times 10 \times 10^{-6}$$

$$I_p = 6.5 \mu\text{A}$$


Q A LED is Connected as shown it should glow when V_1 is at logic '0' state (0.2V). Calculate R_1 . Assume in active state current is 15mA.

Soln:
=



current is 15mA.

$\Rightarrow V_1$ is at Logic '0' $\Rightarrow V_1 = 0.2 = 0.2$



By KVL,


$$5 - 1.7 - (15 + R_1) 15m = 0.$$

$$\frac{3.3}{15} = 15 + R_1.$$

$$\therefore R_1 = \frac{21015}{191.67} \Omega$$


* Junction Field Effect Transistor (JFET):

⇒




LE

⇒



⇒



⇒





Fig- ①

⇒




⇒

(A)


$$V_{DS} = 0$$

$$V_{GS} = +1$$



(C)


$$V_{DS} \uparrow \uparrow (5V)$$



I_D
10 mA


(B)

$$V_{DS} \uparrow (3V)$$




(D)

$$V_{DS} \uparrow \uparrow \uparrow (10V)$$




I_D
10 mA

(E)



I_D
10 mA


(F)



E

(E)

$$V_{GS} \uparrow \uparrow (-6V)$$



⇒ Channel supports flow of only one charge carrier hence it is unipolar device.

⇒ The Voltage betⁿ drain and Source V_{DS} is to be chosen such that charge carriers enter through source terminal into channel and leave the channel through drain terminal.

⇒ The Top and Bottom p⁺ gates along with n-channel form gate junction diodes.

⇒ The Voltage betⁿ gate and Source V_{GS} is to be chosen such that gate junction diodes are reverse biased.

⇒ Interchanging drain and source terminal will not affect the operation hence circuit symbol doesn't differentiate betⁿ drain and source terminals.

⇒ The direction of arrow shows the direction flow of current when gate p⁺n diode is forward bias.

⇒ Pinch - OFF:

	<u>V_{DS}</u>	<u>V_{GS}</u>	<u>I_D</u>	
①	↑	CONST.	CONST.	(POR) (pinch off region).
②	CONST.	↑	0	

→ In fig - (A), the top and bottom curves drawn for $V_{GS} = 0$ and $V_{DS} = 0$

Correspond to penetration of depletion region into channel under open circuit condition of gate in diode.

→ ~~The~~ N-channel, semiconductor bar acts like resistor across which a voltage V_{DS} is given through which a current I_D flows.

→ As V_{DS} increases I_D increases linearly as shown in ohmic region. (OR).

→ From left to right length (L) increases Resistance increases, voltage drop increases and Reverse bias given to n-side progressively increases hence penetration

of depletion region into channel progressively increases hence depletion region takes a non-uniform shape called Wedge shape.

→ To the left, to middle and right sides penetration of depletion region into channel will be more in $V_{DS} = 3V$ case than $V_{DS} = 3V$ case. since in $3V$ case reverse bias is more than corresponding $3V$ case but the shape is still non-uniform.

⇒ $2a$: height of channel (distance betⁿ gates)

a : half height of channel.

$2b(x)$: Effective height of channel (distance betⁿ depletion region at a distance of x).

$b(x)$: Effective half height of channel.

h_1, h_2 : max, min effective height of channel.

→ minimum effective e- height decides the magnitude of drain current.

⇒ w.r.t. Stability and retaining of current fig- (D) is correct and fig - (A) is wrong hence as V_{DS} increases from 6V to 10V fig- (C) moves to (D) hence I_D becomes constant as shown in CCR (Constant Current Region).

⇒ Beyond CCR as V_{DS} increases across top and bottom depletion regions a large electric field gets developed and avalanche BD occurs hence avalanche multiplication starts hence charge carriers and I_D increase or un controllably as in BD region (BDR).

⇒ Maximum Controllable current is possible in CCR hence called Saturation Region (SR). Hence OR (ohmic region) becomes Non Saturation

region (NSR).

→ ECR and VVR will occur at a lesser value of V_{DS} for $V_{GS} = -1V$ compare to $V_{GS} = 0V$ since in $V_{GS} = -1V$ case initial depletion region is deeper than $V_{GS} = 0V$ case. Device can be used as Voltage Variable Resistor (VVR) by Varying V_{GS} in Ohmic region.

→ Input Resistance

$$R_{GS} = \frac{V_{GS}}{I_G} \text{ is high.}$$

⇒ As V_{GS} increases (more -ve) reverse bias given to gate in diodes increases more and more hence penetration of depletion region into channel increases hence minimum effective height and drain current decreases more and more. at a particular voltage fig-(F) occurs hence minimum effective height and I_D become zero. Thus, Transfer char. can be explained.

Note:

→ If V_{GS} increases and fig- (E) occurs then minimum effective height, drain current, current through Resistance, drop across Resistances and voltage given to n side of diodes become zero hence the diodes are open circuited hence width of depletion region decreases hence fig- (E) jumps to (A) hence fig (E) earlier was unstable.

→ If V_{GS} increases and fig- (E) occurs then even if voltage given to n-sides of diodes becomes '0' still the diode are reversed biased due to -ve supply given by V_{DS} to P^+ side.

→ In a Reverse bias, diode a large depletion region can survive hence this time fig- (E) is a stable state.

→ Pinch off voltage V_p is defined by voltage betⁿ gate and source V_{GS} for $V_{DS} = 0$ at which channel closes.

V_p is $-ve$ for n -channel and $+ve$ for p channel).

→ As input voltage V_{gs} increases, input current I_{cr} is constant but output voltage current I_D decreases hence it is Voltage ~~control~~ device.

→ In fig - (F), $+ve$ means $+ve$ charged donor ion existing in depletion region of n -channel, $-ve$ means $-ve$ charged acceptor ion existing in depletion region of p^+ -gate.

→ Across $+ve$ and $-ve$ ions existing in depletion region internally electric flux line get developed which control the operation hence called electric field effect.

⇒ Electric field developed across a junction is controlling the operation of a 3-terminal device hence called Junction Field Effect Transistor (JFET).

* Salient Points of JFET: (compare to BJT)

- ⇒ Voltage Controlled device.
- ⇒ I/p Resistance is high.
- ⇒ No offset Voltage.
- ⇒ Unipolar device.
- ⇒ Small in size.
- ⇒ Better thermal stability.
- ⇒ Easy to fabricate.
- ⇒ Low power consumption.


Note:

→ In a BJT in the path of flow of current a junction exist hence a minimum offset voltage V_r to be applied for BJT to go to on state. No such junction (or) offset voltage for JFET.

* Applications:

- ⇒ Voltage Variable resistor.
- ⇒ Buffer.
- ⇒ Digital Analog switch.

→ A digital pulse is controlling a operation of analog switch hence called digital analog switch.



$$\Rightarrow V_p = (-q N_D a^2 / 2\epsilon) \rightarrow \text{N-Channel.}$$

$$V_p = (+q N_A a^2 / 2\epsilon) \rightarrow \text{P-Channel.}$$

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$\rightarrow V_{DS} + V_p = V_{GS}$$

$$\rightarrow V_{GS} = (1 - b/a)^2 V_p$$

$$\rightarrow I_D = \frac{2a\omega q N_D \mu_n}{L} \left[1 - \left(\frac{V_{GS}}{V_p} \right)^{1/2} \right] V_{DS}$$

$$R_{d, on} = \frac{V_{DS}}{I_D} \Big|_{V_{GS}=0} = \frac{L}{2a\omega q N_D \mu_n}$$


$\Rightarrow I_{DSS}$: Drain Saturation current at $V_{GS}=0$

I_{DS} : Drain satⁿ current when $V_{GS} \neq 0$.


$R_{d, on}$: drain on Resistance.


* Induced P-Channel Enhancement
MOSFET (IGFET) (OR) PMOS.

⇒




⇒







⇒



$V_{GS}=0$

$V_{GS} = -V_E$



$$\Rightarrow V_{DS} = V_{DG} + V_{GS}$$


$$V_{DS} = -V_{GD} + V_{GS}$$

$$V_{GD} \downarrow = \boxed{V_{GS}} - V_{DS} \uparrow$$

$$\Rightarrow R_{DS} = \frac{V_{GS}}{\frac{I_D}{\approx 0}} = \infty$$

$$R = \frac{\rho L}{A}$$

$$\uparrow V_{DS} = \uparrow I_D R$$



\Rightarrow Device supports flow of only one charge carrier hence it is unipolar device. The voltage betⁿ D & S V_{DS} is to be chosen such that charge carriers enter through source terminal into device and leave the device through drain terminal.

\Rightarrow For $V_{GS} = 0$ diffused p^+ region and n^- substrate form diodes. For a given V_{DS} source diode is forward bias and drain diode is RB. hence $I_D = I_0$, very small current flows.

\Rightarrow Even if V_{DS} increases $I_D = I_0$ will be

constant since n^- channel opposes the flow of charge carrier.

⇒ For V_{GS} is made -ve then holes of substrate are pulled towards gate terminal but they can ~~not~~ reach gate due to insulating SiO_2 layer hence they get accumulated beneath SiO_2 layer betⁿ the two p^+ region called Induced p -channel. which supports flow of charge carriers hence drain current increases.

⇒ For the same V_{DS} as earlier if V_{GS} becomes more and more -ve then channel becomes more and more p -type. hence I_D increases called Enhancement type.

⇒ For a given value of V_{GS} Induced channel and diffused areas act like a resistor across which a voltage V_{DS} is given through which a current I_D flows as V_{DS} increases I_D increases linearly as shown in ohmic region ~~(OR)~~ (OR)

→ Beyond a Particular V_{DS} if V_{DS} further increases Pull exerted on the incoming holes to the drain side decreases hence holes get accumulated at source side hence height of induced channel at drain side becomes constant hence I_D becomes constant as in constant current region (CCR). Maximum current is possible in CCR hence called Saturation region (SR). and hence (OR) becomes non-saturation region (NSR).


⇒ Device can be used as Voltage Variable Resistor (VVR) or in OR. by Varying V_{GS} .

⇒ Input resistance $R_{in} = \frac{V_{GS}}{I_{in}}$ ideally is infinity practically very high. since gate terminal is insulated by SiO_2 layer. As V_{GS} , increases input voltage increases input current I_{in} is constant and output current I_D increases hence It is Voltage Controlled Device.


⇒ Electric field developed across metal oxide semiconductor (mos) is controlling the operation of a 3-terminal device hence called metal oxide semiconductor Field Effect Transistor. (MOSFET).

⇒ Gate terminal is Insulated hence called insulated gate field effect Transistor. (IGFET).


* Enhancement Cum Depletion
N-Channel MOSFET:




⇒






⇒ $V_{GS} = 0$



$V_{GS} = -ve$



⇒ $V_{GS} = +ve$



\Rightarrow For $V_{GS}=0$, diffused n-Channel supports flow of charge carrier hence, a non-zero value of I_D is possible.

\Rightarrow Say V_{GS} is made -ve then e^- of channel are ripped to substrate and holes of substrate are attracted to channel hence channel becomes p-type and opposes flow of charge carriers hence I_D decreases called depletion mode.

\Rightarrow Say V_{GS} is made +ve then holes of channel are ripped to substrate and e^- of substrate attracted into channel hence channel becomes more n-type hence I_D increases called Enhancement mode.

* Applications:


\Rightarrow Voltage Variable Resistor.

\Rightarrow Buffer.

\Rightarrow Memory Element.

Note: In PMOS there is no ~~depletion~~ problem. Premature ON.


=>



$$V_{GS} = +5V$$

$$V_{DS} = +4.9V$$

"Premature on"



$$V_{GS} = -5V$$

=> During the preparation of SiO_2 layer certain free charge impurities will get developed which were seen to effect the operation.

=> In Nmos V_{GS} +ve will dipple the impurities hence they move the bottom surface of SiO_2 layer and attract charge carriers into channel and make the device to get switched on at a voltage prior to designed voltage called 'premature on' problem.

\Rightarrow In PMOS V_{GS} -ve attracts impurities hence they move to top surface of SiO_2 layer. They can not affect incoming charge carriers hence device gets switched on at designed voltage.

Q An n-Channel JFET has $I_{OSS} = 8mA$
 $V_{GS(OFF)} = -5V$. Calculate minimum voltage betⁿ D & S for pinch off.
and drain current given $V_{GS} = -2V$.

Solⁿ:
=

$$I_D = I_{OSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$V_P = V_{GS(OFF)} = -5V$$

$$\therefore I_D = 8 \left[1 - \frac{(-2)}{(-5)} \right]^2$$

$$\boxed{I_D = 2.88mA}$$

$$\therefore V_{DS} + V_P = V_{GS}$$

$$V_{DS(min)} = V_{GS} - V_P$$

$$= -2 - (-5)$$

$$\boxed{V_{DS(min)} = +3V}$$

a) Gate current is 1 nA when a reverse gate voltage of 12 V is applied to FET. R_{gs} in $M\Omega$ is.

Soln:

$$R_{gs} = \frac{V_{gs}}{I_g} = \frac{12}{1 \times 10^{-9}} = 12 \times 10^9 \Omega$$

$$R_{gs} = 12 \times 10^3 M\Omega$$

a) For n-channel Silicon FET given half channel height 3×10^{-4} cm. calculate effective half channel height b given $V_{gs} = V_p/2$.

Soln:

$$V_{gs} = (1 - b/a)^2 V_p$$

$$\therefore 2 \neq (1 - b/a)^2$$

$$1 = 1 - b/a$$

$$b/a = 1 - 1$$

$$\therefore \frac{1}{2} = (1 - b/a)^2$$

$$b/a = 1 - 0.707$$

$$b = 0.878 \times 10^{-4} \text{ cm.}$$

a) Pinch-off voltage for n-channel FET given $a = 2 \times 10^{-4}$ cm

$$N_D = 125 \times 10^{13} \text{ cm}^{-3}$$

$$\epsilon = 106.18 \times 10^{-14} \text{ F/cm}$$

Soln:

$$V_p = - \frac{q N_D a^2}{2\epsilon}$$

$$V_p = - \frac{1.6 \times 10^{-19} \times 125 \times 10^{13} \times 4 \times 10^{-8}}{2 \times 106.8 \times 10^{-14}}$$

$$\therefore V_p = -3.74 \text{ V}$$

